NJU-ProjectN / navy-apps

Related projects ⓘ

Alternatives and complementary repositories for navy-apps

• NJU-ProjectN / fceux-am
  ☆83Updated last week
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆61Updated 2 months ago
• sunshaoce / rvcc-course
  ☆80Updated 6 months ago
• ustb-owl / MimiC
  MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.
  ☆55Updated last year
• NJU-ProjectN / nanos-lite
  ☆19Updated 2 years ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆38Updated 2 years ago
• MaxXSoft / GeeOS
  The Gee (寂) Operating System, written in YuLang.
  ☆34Updated 3 years ago
• NJU-ProjectN / i386-manual
  Intel 80386 Reference Programmer's Manual
  ☆64Updated last month
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆194Updated 3 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆84Updated 11 months ago
• gtxzsxxk / temu
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆76Updated last month
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆131Updated 3 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆194Updated 4 years ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆119Updated 3 months ago
• OpenXiangShan / NEMU
  ☆236Updated this week
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆137Updated 3 years ago
• SKT-CPUOS / xv6-loongarch-exp
  ☆24Updated last year
• shzhxh / xv6-riscv-book-CN
  xv6-riscv-book中译版
  ☆79Updated 6 months ago
• MrShawCode / riscv-pke
  RISC-V Proxy Kernel for Education
  ☆28Updated 11 months ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆162Updated 7 months ago
• sashimi-yzh / educational-materials
  Educational materials for RISC-V
  ☆6Updated 4 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆104Updated 5 years ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆107Updated 3 weeks ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆82Updated 6 years ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆55Updated last year
• segviol / indigo
  A compiler for a C-like toy language (named "SysY") into ARMv7a assembly, written in C++17
  ☆41Updated 4 years ago
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆57Updated 2 months ago
• chyyuu / v8-cpu
  Simple 8-bit v8-CPU with Compiler+Assembler+Simulator. Try it-->
  ☆100Updated 5 years ago
• nscscc2019ucas / nscscc2019ucas
  ☆33Updated 5 years ago