Alternatives and similar repositories for navy-apps:

Users that are interested in navy-apps are comparing it to the libraries listed below

• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆63Updated 6 months ago
• sunshaoce / rvcc-course
  ☆84Updated 11 months ago
• MaxXSoft / GeeOS
  The Gee (寂) Operating System, written in YuLang.
  ☆34Updated 3 years ago
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆136Updated 3 years ago
• ustb-owl / MimiC
  MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.
  ☆58Updated 2 years ago
• NJU-ProjectN / nanos-lite
  ☆19Updated 2 years ago
• MrShawCode / riscv-pke
  RISC-V Proxy Kernel for Education
  ☆29Updated last year
• NJU-ProjectN / fceux-am
  ☆91Updated 4 months ago
• shzhxh / xv6-riscv-book-CN
  xv6-riscv-book中译版
  ☆79Updated 10 months ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆91Updated last year
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆138Updated 3 years ago
• NJU-ProjectN / i386-manual
  Intel 80386 Reference Programmer's Manual
  ☆67Updated last week
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆38Updated 2 years ago
• MaxXSoft / YuLang
  The Yu (羽) programming language.
  ☆77Updated last year
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆25Updated 6 years ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆106Updated 5 years ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated last year
• Hanseltu / kaleidoscope-tutorial
  My First Language Frontend with LLVM Tutorial in Chinese
  ☆72Updated last year
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆135Updated 7 months ago
• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆48Updated 4 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆179Updated 11 months ago
• RickyTino / MangoMIPS32
  A softcore microprocessor of MIPS32 architecture.
  ☆39Updated 8 months ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆48Updated 4 months ago
• NJU-ProjectN / nexus-am
  ☆24Updated 5 years ago
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆101Updated 11 months ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆213Updated 3 years ago
• SKT-CPUOS / xv6-loongarch-exp
  ☆24Updated 2 years ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆114Updated 4 months ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆170Updated 3 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago