Alternatives and similar repositories for navy-apps

Users that are interested in navy-apps are comparing it to the libraries listed below

• sunshaoce / rvcc-course
  ☆89Updated last year
• NJU-ProjectN / fceux-am
  ☆97Updated 7 months ago
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆64Updated 2 weeks ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated last year
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆91Updated last year
• RickyTino / MangoMIPS32
  A softcore microprocessor of MIPS32 architecture.
  ☆40Updated 11 months ago
• MaxXSoft / GeeOS
  The Gee (寂) Operating System, written in YuLang.
  ☆34Updated 3 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆25Updated 6 years ago
• NJU-ProjectN / i386-manual
  Intel 80386 Reference Programmer's Manual
  ☆68Updated 2 months ago
• NJU-ProjectN / nanos-lite
  ☆20Updated 2 years ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated 7 months ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆106Updated 6 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆36Updated 3 years ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆40Updated 3 years ago
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆140Updated 4 years ago
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆138Updated 3 years ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆39Updated last year
• shzhxh / xv6-riscv-book-CN
  xv6-riscv-book中译版
  ☆81Updated last year
• ustb-owl / MimiC
  MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.
  ☆60Updated 2 years ago
• hellollvm / nanpanjiang-project
  由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。
  ☆36Updated last month
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆172Updated 3 years ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆37Updated 2 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆184Updated last year
• xyongcn / LoongsonCsprj2017
  Computer System Project for Loongson FPGA Board in 2017
  ☆52Updated 7 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆222Updated 3 years ago
• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆47Updated 5 years ago
• nscscc2019ucas / nscscc2019ucas
  ☆34Updated 5 years ago
• NJU-ProjectN / nexus-am
  ☆24Updated 5 years ago
• piood / MySysY2RV
  北大编译课程实践，独立完成的C语言子集SysY编译器，实现了从C语言编译到Koopa IR，再从Koopa IR编译到RISC-V汇编的实现
  ☆31Updated 11 months ago
• sashimi-yzh / educational-materials
  Educational materials for RISC-V
  ☆6Updated 5 years ago