NJU-ProjectN / navy-apps

Related projects ⓘ

Alternatives and complementary repositories for navy-apps

• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆60Updated last month
• NJU-ProjectN / fceux-am
  ☆82Updated 2 months ago
• sunshaoce / rvcc-course
  ☆78Updated 6 months ago
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆131Updated 3 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆160Updated 6 months ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆55Updated last year
• RickyTino / MangoMIPS32
  A softcore microprocessor of MIPS32 architecture.
  ☆39Updated 4 months ago
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆137Updated 3 years ago
• sashimi-yzh / educational-materials
  Educational materials for RISC-V
  ☆6Updated 4 years ago
• NJU-ProjectN / i386-manual
  Intel 80386 Reference Programmer's Manual
  ☆64Updated last month
• ustb-owl / MimiC
  MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.
  ☆55Updated last year
• MrShawCode / riscv-pke
  RISC-V Proxy Kernel for Education
  ☆28Updated 11 months ago
• NJU-ProjectN / nexus-am
  ☆24Updated 4 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆159Updated 3 years ago
• NJU-ProjectN / nanos-lite
  ☆18Updated 2 years ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆107Updated last week
• OpenXiangShan / NEMU
  ☆236Updated this week
• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆48Updated 4 years ago
• MaxXSoft / GeeOS
  The Gee (寂) Operating System, written in YuLang.
  ☆34Updated 3 years ago
• xyongcn / LoongsonCsprj2017
  Computer System Project for Loongson FPGA Board in 2017
  ☆50Updated 6 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆194Updated 4 years ago
• shzhxh / xv6-riscv-book-CN
  xv6-riscv-book中译版
  ☆79Updated 6 months ago
• nscscc2019ucas / nscscc2019ucas
  ☆33Updated 5 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆25Updated 5 years ago
• mlzeng / CSC2020-USTC-FlammingMyCompiler
  全国大学生计算机系统能力大赛编译系统设计赛项目
  ☆242Updated 3 years ago
• USTC-System-Courses / CECS-Lab
  ☆32Updated last year
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆83Updated 11 months ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆104Updated 5 years ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆82Updated 6 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆193Updated 3 years ago