nand2mario / sdram-tang-nano-20kLinks
NESTang SDRAM controller and usage example for Tang Nano 20K
☆45Updated last year
Alternatives and similar repositories for sdram-tang-nano-20k
Users that are interested in sdram-tang-nano-20k are comparing it to the libraries listed below
Sorting:
- Commodore C64 core for the Tang Nano 20K Primer 25K Mega 60k Mega 138K Pro Console60k/138k FPGA☆107Updated last week
- ☆101Updated 2 years ago
- A Pac-Man Arcade implementation for the TangNano9K using HDMI☆47Updated 9 months ago
- Code to support porting MiST cores to other boards.☆46Updated 6 months ago
- FPGA gaming distribution for Sipeed Tang FPGA boards - NES, SNES, GBA, MegaDrive/Genesis and SMS☆94Updated last month
- 6502 SoC for the Tang Nano 20k FPGA Board☆22Updated 2 weeks ago
- ☆18Updated 3 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆82Updated 3 years ago
- FPGA board support and core ports for MiSTeX☆52Updated 9 months ago
- Small microcoded 68000 verilog softcore☆60Updated 6 years ago
- Atari 2600 Open-source System-on-Chip (SoC)☆45Updated last month
- Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others☆40Updated 11 months ago
- Sega Mega Drive / Genesis for Tang FPGA boards☆28Updated 5 months ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆38Updated last year
- TI-99/4A FPGA implementation for the Icestorm toolchain☆18Updated 9 months ago
- Hardware for MiSTeX☆72Updated last year
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆24Updated 2 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 9 months ago
- GBTang is an FPGA Nintendo GameBoy implemented with Sipeed Tang Nano 20K based on NESTang☆26Updated 5 months ago
- Atari 2600 VCS core for the Tang Nano 9k Nano 20K Primer 20k Primer 25K Mega 60k Mega 138K Pro Console60k/138k FPGA☆32Updated last month
- Verilog module compatible with Yamaha OPL chips☆57Updated 9 months ago
- The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…☆102Updated 5 years ago
- ☆74Updated 3 months ago
- ☆16Updated 9 months ago
- Simple fixed-cycle SDRAM Controller☆28Updated 5 years ago
- A Verilog HDL model of the MOS 6502 CPU☆23Updated 4 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆19Updated 6 years ago
- 5V tolerant interface for Tang Nano☆38Updated last month
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Updated 3 years ago
- SNES SPC music player for Tang Nano 20k☆20Updated 2 years ago