eastonman / zesty-coreLinks
A RISC-V OS written in Zig.
☆21Updated 3 years ago
Alternatives and similar repositories for zesty-core
Users that are interested in zesty-core are comparing it to the libraries listed below
Sorting:
- A RISC-V emulator written in Zig☆51Updated 4 years ago
- Experimental Zig-based CoAP node for the HiFive1 RISC-V board☆33Updated last year
- Zig RISC-V32 emulator with Linux and baremetal examples☆38Updated 9 months ago
- Retro-inspired operating system designed to be learnable and hackable by its users☆89Updated last week
- Barebones RISC-V kernel template for Zig☆54Updated last month
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆48Updated last year
- A (toy) C compiler written in Rust with no dependencies.☆75Updated 4 months ago
- Zig wrapper around the RISC-V SBI specification☆16Updated last month
- A sample of using VGA mode 13h on a QEMU RISC-V virt machine.☆14Updated 3 months ago
- A simple OS written in Zig following Philipp Oppermann's posts "Writing an OS in Rust"☆49Updated 8 months ago
- General purpose operating system targeting standard desktops and laptops.☆96Updated this week
- A Zig library for handling Limine boot protocol structures.☆23Updated 7 months ago
- A libc implementation written in Zig that is designed to be used with freestanding targets.☆40Updated 8 months ago
- A better operating system☆61Updated 2 years ago
- Generic purpose platform-independent FAT driver for Zig☆19Updated 5 months ago
- zlib with the build system replaced by zig☆15Updated last year
- Tensor library for machine learning, inspired by ggml☆10Updated last year
- UEFI examples in Zig☆71Updated 2 years ago
- A hobby operating system written in Zig & C that reimagines classic UNIX ideas for modern technology☆133Updated 7 months ago
- Simple Math Proof Tool for Simple Math Expressions☆40Updated 3 months ago
- A small fantasy computer and ISA☆12Updated 2 months ago
- An emulator for the NES. For fun and profit and all that.☆66Updated 5 months ago
- Code for the "fake BIOS" RISC-V example☆30Updated 2 years ago
- An operating system built with RISCV and Zig☆13Updated 5 years ago
- Configurable AVR simulator☆16Updated 5 months ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆72Updated last month
- A FantasyConsole compiled as WebAssembly and written in Zig☆14Updated 2 years ago
- A L4-like micro-kernel OS written in Rust☆66Updated last year
- c-prepocessor lisp☆27Updated last year
- A QEMU frontend made in Zig.☆25Updated last year