Alternatives and similar repositories for zesty-core

Users that are interested in zesty-core are comparing it to the libraries listed below

• kivikakk / dtb.zig
  parse device tree blobs
  ☆14Updated 2 months ago
• nmeum / zig-riscv-embedded
  Experimental Zig-based CoAP node for the HiFive1 RISC-V board
  ☆33Updated last year
• Ashet-Technologies / Ashet-OS
  Retro-inspired operating system designed to be learnable and hackable by its users
  ☆48Updated last month
• Ronsor / riscv-zig
  A RISC-V emulator written in Zig
  ☆50Updated 3 years ago
• zig-osdev / riscv-barebones
  Barebones RISC-V kernel template for Zig
  ☆51Updated 10 months ago
• cospplredman / PPLISP
  c-prepocessor lisp
  ☆25Updated last year
• orbit-systems / aphelion
  64-bit RISC CPU Architecture
  ☆21Updated last year
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆43Updated last month
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆44Updated last year
• ZeeBoppityZagZiggity / ZBZZ.OS
  An operating system built with RISCV and Zig
  ☆13Updated 5 years ago
• DivergentClouds / tundra
  A small fantasy computer and ISA
  ☆11Updated this week
• leecannon / zig-sbi
  Zig wrapper around the RISC-V SBI specification
  ☆16Updated 2 months ago
• ringtailsoftware / zig-minirv32
  Zig RISC-V32 emulator with Linux and baremetal examples
  ☆37Updated 4 months ago
• neri / riscv-vga-sample
  A sample of using VGA mode 13h on a QEMU RISC-V virt machine.
  ☆14Updated last year
• CascadeOS / CascadeOS
  General purpose operating system targeting standard desktops and laptops.
  ☆80Updated this week
• vincenthouyi / LakeOS
  A L4-like micro-kernel OS written in Rust
  ☆62Updated last year
• vezel-dev / graf
  A graph-oriented intermediate representation, optimization framework, and machine code generator.
  ☆32Updated this week
• ZigEmbeddedGroup / uf2
  USB Flashing Format (UF2) for your build.zig
  ☆16Updated 9 months ago
• eigenraven / rvasm
  RISC-V Assembler
  ☆18Updated last year
• andrewrk / libz
  zlib with the build system replaced by zig
  ☆14Updated last year
• CharlyCst / miralis
  Miralis is a RISC-V firmware that virtualizes RISC-V firmware
  ☆19Updated last week
• tschuett / mlir-rustc
  Experimental MLIR Rust compiler
  ☆24Updated last year
• sgmarz / riscv_msi
  Message Signaled Interrupts for RISC-V
  ☆25Updated 8 months ago
• Rexicon226 / zob
  Zig Optimizing Backend
  ☆20Updated this week
• korandoru / setup-zig
  Set up your GitHub Actions workflow with a specific version of Zig (https://ziglang.org/).
  ☆19Updated 7 months ago
• davidgmbb / birth
  A better operating system
  ☆60Updated last year
• ClementTsang / rustcc
  A (toy) C compiler written in Rust with no dependencies.
  ☆64Updated 11 months ago
• popovicu / risc-v-bare-metal-fake-bios
  Code for the "fake BIOS" RISC-V example
  ☆25Updated last year
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆36Updated this week
• bfredl / forklift
  x86-64 JIT backend for Zig
  ☆21Updated last month