Alternatives and similar repositories for zesty-core

Users that are interested in zesty-core are comparing it to the libraries listed below

• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆44Updated last year
• Ronsor / riscv-zig
  A RISC-V emulator written in Zig
  ☆51Updated 4 years ago
• ringtailsoftware / zig-minirv32
  Zig RISC-V32 emulator with Linux and baremetal examples
  ☆38Updated 7 months ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆88Updated last year
• neri / riscv-vga-sample
  A sample of using VGA mode 13h on a QEMU RISC-V virt machine.
  ☆14Updated last month
• CascadeOS / zig-sbi
  Zig wrapper around the RISC-V SBI specification
  ☆15Updated 2 weeks ago
• zig-osdev / riscv-barebones
  Barebones RISC-V kernel template for Zig
  ☆51Updated 3 weeks ago
• nmeum / zig-riscv-embedded
  Experimental Zig-based CoAP node for the HiFive1 RISC-V board
  ☆33Updated last year
• ZigEmbeddedGroup / uf2
  USB Flashing Format (UF2) for your build.zig
  ☆16Updated last year
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆69Updated last month
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• Kenny2github / V2MC
  Synthesize Verilog to Minecraft redstone
  ☆16Updated 9 months ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆51Updated 4 years ago
• noteed / riscv-hello-c
  Bare metal RISC-V hello world in C
  ☆19Updated 6 years ago
• popovicu / risc-v-bare-metal-fake-bios
  Code for the "fake BIOS" RISC-V example
  ☆27Updated last year
• andrewrk / libz
  zlib with the build system replaced by zig
  ☆15Updated last year
• Ashet-Technologies / Ashet-OS
  Retro-inspired operating system designed to be learnable and hackable by its users
  ☆53Updated 2 weeks ago
• ZipCPU / qoiimg
  Quite OK image compression Verilog implementation
  ☆21Updated 8 months ago
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆104Updated 2 years ago
• popovicu / linux-no-mmu-userspace-example
  ☆41Updated last year
• DivergentClouds / tundra
  A small fantasy computer and ISA
  ☆11Updated last month
• YoWASP / vscode
  YoWASP toolchain for Visual Studio Code
  ☆20Updated last month
• CascadeOS / CascadeOS
  General purpose operating system targeting standard desktops and laptops.
  ☆89Updated last week
• mikeakohn / riscv_fpga
  Implementation of a RISC-V CPU in Verilog.
  ☆16Updated 5 months ago
• ZigEmbeddedGroup / microzig-examples
  Examples for embedded zig!
  ☆23Updated last year
• alchitry / Alchitry-Labs-V2
  Full rewrite of Alchitry Labs
  ☆27Updated 3 weeks ago
• openhwgroup / corev-gcc
  ☆26Updated last year
• ZigEmbeddedGroup / foundation-libc
  A libc implementation written in Zig that is designed to be used with freestanding targets.
  ☆40Updated 6 months ago
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆57Updated last year
• rafaelbreno / zig-os
  A simple OS written in Zig following Philipp Oppermann's posts "Writing an OS in Rust"
  ☆48Updated 5 months ago