eastonman / zesty-coreLinks
A RISC-V OS written in Zig.
☆21Updated 3 years ago
Alternatives and similar repositories for zesty-core
Users that are interested in zesty-core are comparing it to the libraries listed below
Sorting:
- A RISC-V emulator written in Zig☆51Updated 4 years ago
- Experimental Zig-based CoAP node for the HiFive1 RISC-V board☆33Updated last year
- Zig RISC-V32 emulator with Linux and baremetal examples☆38Updated 8 months ago
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆47Updated last year
- Barebones RISC-V kernel template for Zig☆54Updated 2 weeks ago
- Retro-inspired operating system designed to be learnable and hackable by its users☆86Updated this week
- General purpose operating system targeting standard desktops and laptops.☆95Updated this week
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆72Updated last week
- UEFI examples in Zig☆71Updated 2 years ago
- MicroZig Hardware Support Package for Raspberry Pi RP2040☆84Updated last year
- A Zig library for handling Limine boot protocol structures.☆24Updated 6 months ago
- Zig on RISC-V BL602 with Apache NuttX RTOS and LoRaWAN☆37Updated 2 years ago
- A (toy) C compiler written in Rust with no dependencies.☆73Updated 3 months ago
- Zig wrapper around the RISC-V SBI specification☆16Updated last month
- USB Flashing Format (UF2) for your build.zig☆16Updated last year
- A hobby operating system written in Zig & C that reimagines classic UNIX ideas for modern technology☆131Updated 6 months ago
- digilogic is a high speed digital circuit simulator / schematic capture☆30Updated 7 months ago
- A better operating system☆61Updated 2 years ago
- Open-source operating system☆59Updated last month
- A libc implementation written in Zig that is designed to be used with freestanding targets.☆40Updated 8 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆63Updated last month
- An operating system built with RISCV and Zig☆13Updated 5 years ago
- A sample of using VGA mode 13h on a QEMU RISC-V virt machine.☆14Updated 3 months ago
- A simple OS written in Zig following Philipp Oppermann's posts "Writing an OS in Rust"☆48Updated 7 months ago
- Tensor library for machine learning, inspired by ggml☆10Updated last year
- Submission template for Tiny Tapeout IHP shuttles - Verilog HDL Projects☆20Updated 5 months ago
- YoWASP toolchain for Visual Studio Code☆20Updated 2 months ago
- Standalone C compiler for RISC-V and ARM☆92Updated last year
- 8-bit emulator experiments in Zig☆96Updated last week
- Code for the "fake BIOS" RISC-V example☆30Updated last year