hakanmerdan / EEEBalanceBug

Related projects ⓘ

Alternatives and complementary repositories for EEEBalanceBug

• oscimp / fpga_ip
  OscillatorIMP ecosystem FPGA IP sources
  ☆25Updated 2 weeks ago
• FPGA-MAFIA / fpga_mafia
  Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.
  ☆13Updated this week
• frohro / WWU-VNA
  An Inexpensive Vector Network Analyzer Project for the Walla Walla University Electronics II Class
  ☆12Updated 5 years ago
• Digilent / embeddedsw
  Xilinx Embedded Software (embeddedsw) Development
  ☆12Updated 4 months ago
• Goshik92 / FFTVisualizer
  This project demonstrates DSP capabilities of Terasic DE2-115
  ☆27Updated 6 years ago
• freecores / wdsp
  DSP WishBone Compatible Cores
  ☆13Updated 10 years ago
• LangProc / langproc-cw
  Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London
  ☆18Updated 5 months ago
• fusesoc / fusesoc-generators
  A collection of core generators to use with FuseSoC
  ☆13Updated 2 months ago
• PulseRain / Arduino_RISCV_IDE
  PulseRain RISC-V board manager package for Arduino IDE
  ☆13Updated 2 years ago
• ashtonchase / logic_analyzer
  FPGA-Based Logic Analyzer
  ☆11Updated 8 years ago
• HEEV / CanNode
  STM32 CAN library
  ☆8Updated 5 years ago
• jankae / battery-sim
  A voltage source imitating the behaviour of a battery
  ☆11Updated 5 years ago
• kgrze / HMI_Library
  Human Machine Interface (HMI) suitable for embedded system
  ☆10Updated 11 years ago
• ZipCPU / arrowzip
  A ZipCPU based demonstration of the MAX1000 FPGA board
  ☆21Updated 3 years ago
• ultraembedded / core_ulpi_wrapper
  ULPI Link Wrapper (USB Phy Interface)
  ☆24Updated 4 years ago
• ThalesGroup / TMR
  Triple Modular Redundancy
  ☆24Updated 5 years ago
• litaotju / edif-parser
  A c project for EDIF format parse.
  ☆11Updated 8 years ago
• hukenovs / blackman_harris_win
  Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…
  ☆11Updated 4 years ago
• rprinz08 / arty-s7-multinic
  ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface
  ☆13Updated 3 years ago
• dgatf / logic_analyzer_rp2040
  A logic analyzer for RP2040 compatible with SUMP protocol
  ☆11Updated 3 months ago
• Tobias-DG3YEV / RA-Sentinel
  FPGA based WiFi Intrusion detection system
  ☆12Updated last month
• myriadrf / FreeSRP_GW
  The FPGA design for the FreeSRP's Artix 7 FPGA
  ☆22Updated 7 years ago
• edgeimpulse / firmware-nordic-thingy53
  Official Edge Impulse firmware for Nordic Semiconductor Thingy:53
  ☆17Updated 3 weeks ago
• myriadrf / LimeSDR-PCIe_GW
  Altera Cyclone IV FPGA project for the PCIe LimeSDR board
  ☆36Updated 2 years ago
• freecores / freecores.github.io
  Freecores website
  ☆19Updated 7 years ago
• enjoy-digital / litex_verilog_axi_test
  Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.
  ☆15Updated last year
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• freecores / wb_builder
  WISHBONE Builder
  ☆13Updated 8 years ago
• gabriel-tenma-white / sdr4
  AD9363 + XC6SLX9 board
  ☆11Updated 5 years ago