edstott / EEE1labsLinks
☆42Updated last week
Alternatives and similar repositories for EEE1labs
Users that are interested in EEE1labs are comparing it to the libraries listed below
Sorting:
- Course material for ELEC50009☆16Updated 10 months ago
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆11Updated 3 years ago
- ☆43Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆195Updated last week
- A reference book on System-on-Chip Design☆36Updated 5 months ago
- SystemVerilog Tutorial☆183Updated last week
- Physical Design Flow from RTL to GDS using Opensource tools.☆113Updated 5 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Updated last year
- ☆183Updated 4 years ago
- Advanced Integrated Circuits 2024☆24Updated last year
- Design of a 16-Bit CPU using Verilog☆43Updated 6 years ago
- A simple RISC V core for teaching☆197Updated 3 years ago
- Verilog/SystemVerilog Guide☆74Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆275Updated 5 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆143Updated last month
- Curriculum for a university course to teach chip design using open source EDA tools☆112Updated 2 years ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆14Updated 6 months ago
- Vitis Model Composer Examples and Tutorials☆108Updated last week
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆34Updated 5 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆183Updated last year
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- An overview of TL-Verilog resources and projects☆81Updated 7 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆58Updated 2 years ago
- RISC-V RV32I CPU core☆29Updated 2 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆103Updated 6 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆220Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Verilog HDL files☆159Updated last year