edstott / EEE1labsLinks
☆38Updated last week
Alternatives and similar repositories for EEE1labs
Users that are interested in EEE1labs are comparing it to the libraries listed below
Sorting:
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆11Updated 3 years ago
- Course material for ELEC50009☆16Updated 8 months ago
- ☆41Updated last year
- SystemVerilog Tutorial☆176Updated last week
- SystemVerilog synthesis tool☆214Updated 7 months ago
- Vitis Model Composer Examples and Tutorials☆107Updated last week
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- PandA-bambu public repository☆291Updated 2 weeks ago
- An overview of TL-Verilog resources and projects☆81Updated 6 months ago
- RISC-V Verification Interface☆107Updated 3 weeks ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 11 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated last week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆216Updated last week
- Design of a 16-Bit CPU using Verilog☆40Updated 6 years ago
- Verilog/SystemVerilog Guide☆73Updated last year
- An introductory guide to Bluespec (BSV)☆65Updated 6 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆119Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆315Updated 7 months ago
- Verilog CAN controller that is compatible to the SJA 1000.☆14Updated 4 years ago
- Learn systemC with examples☆121Updated 2 years ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆14Updated 4 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆111Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated this week
- Verilog digital signal processing components☆156Updated 2 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆103Updated 6 years ago
- Basic RISC-V Test SoC☆149Updated 6 years ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆136Updated 5 years ago
- lowRISC Style Guides☆460Updated 4 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆304Updated 3 months ago