Alternatives and similar repositories for EEE1labs

Users that are interested in EEE1labs are comparing it to the libraries listed below

• Aaron-Zhao123 / ELEC50009
  Course material for ELEC50009
  ☆16Updated 4 months ago
• Xilinx / Vitis_Model_Composer
  Vitis Model Composer Examples and Tutorials
  ☆100Updated last week
• ECASLab / cynq
  PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.
  ☆25Updated 3 weeks ago
• wulffern / aic2024
  Advanced Integrated Circuits 2024
  ☆25Updated 6 months ago
• iic-jku / analog-circuit-design
  Course material for a basic hands-on analog circuit design course with IC emphasis
  ☆119Updated last month
• Xilinx / Kria-PYNQ
  PYNQ support and examples for Kria SOMs
  ☆109Updated 9 months ago
• MahmouodMagdi / Clock-Domain-Crossing-Synchronizers
  Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…
  ☆59Updated last year
• byuccl / RapidSmith2
  RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.
  ☆41Updated 5 years ago
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆150Updated 3 weeks ago
• muhammadaldacher / Layout-Design-of-an-8x8-SRAM-array
  The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…
  ☆71Updated 2 years ago
• ehw-fit / ariths-gen
  Generator of arithmetic circuits (multipliers, adders) and approximate circuits
  ☆34Updated 4 months ago
• asinghani / open-eda-course
  Curriculum for a university course to teach chip design using open source EDA tools
  ☆74Updated last year
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆64Updated 2 months ago
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆28Updated 2 weeks ago
• Xilinx / XilinxBoardStore
  ☆288Updated last week
• ncsu-eda / FreePDK3
  ☆148Updated 3 years ago
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆212Updated 7 months ago
• sumukhathrey / Verilog_ASIC_Design
  Verilog for ASIC Design
  ☆28Updated 3 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆432Updated this week
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆331Updated 2 weeks ago
• ivanvig / 2dconv-FPGA
  A 2D convolution hardware implementation written in Verilog
  ☆47Updated 4 years ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆160Updated 3 weeks ago
• hibagus / 64pointFFTProcessor
  Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.
  ☆30Updated 5 years ago
• UofT-HPRC / galapagos
  ☆14Updated 3 months ago
• kmkalpana2001 / DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING
  ☆30Updated last year
• PyFPGA / pyfpga
  A Python package to use FPGA development tools programmatically.
  ☆135Updated 2 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆168Updated last week
• brabect1 / sta_basics_course
  Introductory course into static timing analysis (STA).
  ☆94Updated last month
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆79Updated 2 weeks ago
• kartiksamtani / 100DaysOfRTL
  This is a passion project where I aim to explore the RTL design topics of my interest.
  ☆14Updated 2 weeks ago