Alternatives and similar repositories for IAC0

Users that are interested in IAC0 are comparing it to the libraries listed below

• LangProc / langproc-cw
  Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London
  ☆20Updated 2 months ago
• EIE2-IAC-Labs / Project_Brief
  ☆1Updated 5 months ago
• ADimoska / SOMASExtended
  ☆8Updated 5 months ago
• edstott / EEE2Rover
  ☆1Updated last year
• abuebayyeh / imperial_eee_machine_learning_course
  Here you can find the Python exercises for ML course
  ☆13Updated 6 months ago
• simon-staal / Odyssey_C_Compiler
  This repository contains the preprocessed C90 to MIPS assembly compiler produced as part of the EIE 2nd Year Instruction Set Architecture…
  ☆18Updated 2 years ago
• johnwickerson / HSV
  ☆29Updated 5 months ago
• Aaron-Zhao123 / ELEC50009
  Course material for ELEC50009
  ☆16Updated 3 months ago
• hakanmerdan / EEEBalanceBug
  ☆28Updated last year
• OliverKillane / Imperial-Computing-Notes
  A selection of textbook-like course notes for the Imperial College Computing modules.
  ☆78Updated last year
• MatchLab-Imperial / deep-learning-course
  ☆101Updated 2 months ago
• MatchLab-Imperial / machine-learning-course
  ☆12Updated 2 years ago
• Felix-Petersen / difflogic
  A Library for Differentiable Logic Gate Networks
  ☆674Updated last year
• edstott / EEE1labs
  ☆29Updated 2 months ago
• calad0i / HGQ
  High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs
  ☆27Updated last month
• edstott / EE2Project
  EEE2/EIE2 Group Project
  ☆14Updated this week
• eevaain / tiny-tpu
  A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.
  ☆149Updated 9 months ago
• emrealci / FPGA-Verilog
  Practices related to the fundamental level of the programming language Verilog.
  ☆11Updated 2 years ago
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆162Updated 2 weeks ago
• maze1377 / pipeline-mips-verilog
  A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall
  ☆46Updated 3 months ago
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆104Updated 4 years ago
• 0BAB1 / BRH_Tutorials
  [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq tutorials, ready to copy and paste.
  ☆51Updated 5 months ago
• okarthikb / WikiGPT
  81M parameter custom GPT
  ☆8Updated last year
• dariokonopatzki / Deep-Learning-Foundations-and-Concepts-Solutions
  My solutions to DLFC - Deep Learning: Foundations and Concepts
  ☆75Updated last month
• aseddin / ece_4305
  Code associated with Cal Poly Pomona's ECE 4305
  ☆35Updated 3 years ago
• pulp-platform / apb_uart_sv
  ☆13Updated 5 years ago
• asinghani / 18224-s23-tapeout
  Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023
  ☆16Updated last year
• open-neuromorphic / fpga-snntorch
  Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.
  ☆47Updated last year
• 10-zin / cpp-micrograd
  A c/c++ implementation of micrograd: a tiny autograd engine with neural net on top.
  ☆67Updated last year
• siriusm46 / Sources-for-FPGA-and-VLSI-Design
  If you are interested in Digital Hardware Design and/or interested in chip and VLSI design, you may like this repo!
  ☆33Updated 8 months ago