Aaron-Zhao123 / ELEC50009
Course material for ELEC50009
☆14Updated last week
Alternatives and similar repositories for ELEC50009:
Users that are interested in ELEC50009 are comparing it to the libraries listed below
- ☆29Updated this week
- Xilinx AXI VIP example of use☆33Updated 3 years ago
- Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London☆19Updated last week
- Verilog Implementation of 32-bit Floating Point Adder☆35Updated 4 years ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆25Updated 5 years ago
- ☆32Updated 3 weeks ago
- ☆12Updated last year
- ☆15Updated 6 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆33Updated 7 months ago
- Verilog HDL files☆118Updated 8 months ago
- This repo provide an index of VLSI content creators and their materials☆140Updated 5 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆54Updated 9 months ago
- Machine-Learning Accelerator System Exploration Tools☆135Updated this week
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆24Updated 4 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆43Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆51Updated 2 years ago
- ☆19Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆85Updated 4 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆89Updated 2 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆9Updated 2 years ago
- IEEE Executive project for the year 2021-2022☆8Updated 2 years ago
- ☆40Updated last year
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated 7 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆14Updated 9 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆46Updated this week
- ☆121Updated 6 months ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆47Updated last year
- Implementing Different Adder Structures in Verilog☆60Updated 5 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆87Updated 6 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆117Updated 6 months ago