Aaron-Zhao123 / ELEC50009

Related projects: ⓘ

• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆111Updated 9 months ago
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆69Updated 6 months ago
• efabless / chipcraft---mest-course
  ☆28Updated 3 months ago
• georgeyhere / Toast-RV32i
  Pipelined RISC-V RV32I Core in Verilog
  ☆35Updated last year
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆43Updated 8 months ago
• chipsalliance / synlig
  SystemVerilog support for Yosys
  ☆156Updated this week
• ARC-Lab-UF / intel-training-modules
  ☆38Updated last year
• raysalemi / Python4RTLVerification
  ☆117Updated 2 years ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆29Updated last month
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆48Updated last week
• FPGADude / Digital-Design
  Verilog HDL files
  ☆83Updated 3 months ago
• subbdue / systemverilog.io
  Code used in
  ☆168Updated 7 years ago
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆109Updated last month
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆100Updated 10 months ago
• accellera / uvm
  ☆38Updated 8 years ago
• sin-x / HackerRank-FPGA-Interview
  HackerRank test solutions for FPGA engineer interview at Optiver
  ☆8Updated 4 years ago
• sparcians / map
  Modeling Architectural Platform
  ☆156Updated this week
• Khalique13 / dvsd_pe_sky130
  This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…
  ☆12Updated 2 years ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆78Updated 5 months ago
• rsnikhil / Book_BLang_RISCV
  Book to (1) learn BLang (BSV) using a RISC-V example and (2) learn to design a pipelined RISC-V CPU using BSV for HDL coding
  ☆11Updated 2 months ago
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆129Updated last month
• esynr3z / axi_vip_demo
  Xilinx AXI VIP example of use
  ☆29Updated 3 years ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆144Updated last month
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆165Updated 2 years ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆70Updated 2 weeks ago
• asinghani / open-eda-course
  ☆49Updated 11 months ago
• black-parrot-hdk / zynq-parrot
  BlackParrot on Zynq
  ☆25Updated last week
• CommonEvaluationPlatform / CEP
  The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…
  ☆20Updated 2 months ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆112Updated 4 years ago
• accellera-official / uvm-core
  ☆41Updated 2 weeks ago