simon-staal / Odyssey_C_CompilerLinks
This repository contains the preprocessed C90 to MIPS assembly compiler produced as part of the EIE 2nd Year Instruction Set Architecture and Compilers coursework.
☆17Updated 2 years ago
Alternatives and similar repositories for Odyssey_C_Compiler
Users that are interested in Odyssey_C_Compiler are comparing it to the libraries listed below
Sorting:
- Lab Coursework Signals and Systems☆14Updated 4 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆762Updated 2 weeks ago
- ☆19Updated 4 years ago
- ☆40Updated 2 months ago
- Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial wit…☆354Updated 2 weeks ago
- 100 Days of RTL☆407Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆133Updated 2 years ago
- This project offers an immersive tutorial experienced within the context of the Advanced Physical Design, focusing on the utilization of …☆32Updated 2 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆32Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆120Updated 5 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆461Updated 6 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆332Updated 2 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆160Updated 5 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,695Updated 4 months ago
- For aspiring hardware engineers out there.☆82Updated 10 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆559Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆390Updated last month
- Design of a 16-Bit CPU using Verilog☆45Updated 6 years ago
- RV64IMAC modelling using System Verilog HDL☆23Updated last year
- A 16-bit RISC-V Inspired ISA☆23Updated 6 months ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Updated 3 weeks ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆441Updated this week
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆291Updated 8 months ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆15Updated 5 years ago
- ☆117Updated last week
- This repo provide an index of VLSI content creators and their materials☆165Updated last year
- OpenSTA engine☆550Updated last week
- ☆455Updated 11 months ago
- ☆64Updated 4 years ago
- A simple RISC V core for teaching☆201Updated 4 years ago