Alternatives and similar repositories for Odyssey_C_Compiler:

Users that are interested in Odyssey_C_Compiler are comparing it to the libraries listed below

• edstott / ES-CW1
  ☆14Updated last month
• Aaron-Zhao123 / ELEC50009
  Course material for ELEC50009
  ☆16Updated last month
• LangProc / langproc-cw
  Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London
  ☆21Updated 2 weeks ago
• johnwickerson / HSV
  ☆29Updated 3 months ago
• edstott / EEE2Rover
  Updated last year
• EIE2-IAC-Labs / Project_Brief
  ☆1Updated 3 months ago
• edstott / EEE1labs
  ☆30Updated last week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆180Updated this week
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆111Updated last year
• clemenkok / IAC0
  The Missing Gaps
  ☆9Updated last year
• OliverKillane / Imperial-Computing-Notes
  A selection of textbook-like course notes for the Imperial College Computing modules.
  ☆73Updated 11 months ago
• derek8955 / ic_contest
  IC Contest
  ☆31Updated last year
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆177Updated 3 years ago
• maze1377 / pipeline-mips-verilog
  A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall
  ☆39Updated last month
• jasonlin316 / RISC-V-CPU
  A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
  ☆125Updated 5 years ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆95Updated 4 months ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆107Updated last week
• RU-ECE / ECE451-Parallel
  ☆11Updated 3 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆234Updated last month
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆261Updated 7 years ago
• lorentsinani / 16bitCPU-Verilog
  16 bit CPU created in Vivado with Verilog
  ☆18Updated 2 years ago
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆92Updated 4 years ago
• shailja-thakur / VGen
  ☆137Updated 4 months ago
• martinKindall / risc-v-single-cycle
  A Single Cycle Risc-V 32 bit CPU
  ☆38Updated 2 years ago
• amitvsuryavanshi04 / 100_DAYS_VERILOG_SV
  Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024
  ☆14Updated 2 months ago
• 7vik-g / 16bit-pipelined-RISC-processor-sky130
  ☆15Updated 2 years ago
• mohamedazizbelhouchet / RISC-V-PIPELINED-PROCESSOR-Implementation
  This project aims to implement a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. The…
  ☆16Updated 6 months ago
• risclite / verilog-divider
  a super-simple pipelined verilog divider. flexible to define stages
  ☆54Updated 5 years ago
• yathAg / openroad_vsd_7nmContest
  ☆14Updated last year
• y-C-x / HDLBits_Solution
  My solution to the problem set on HDLBits.
  ☆23Updated 4 years ago