Alternatives and similar repositories for Odyssey_C_Compiler

Users that are interested in Odyssey_C_Compiler are comparing it to the libraries listed below

• edstott / EEE2Rover
  ☆1Updated last year
• johnwickerson / HSV
  ☆29Updated 5 months ago
• Aaron-Zhao123 / ELEC50009
  Course material for ELEC50009
  ☆16Updated 3 months ago
• EIE2-IAC-Labs / Project_Brief
  ☆1Updated 5 months ago
• edstott / ES-CW1
  ☆14Updated 3 months ago
• LangProc / langproc-cw
  Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London
  ☆20Updated 2 months ago
• clemenkok / IAC0
  The Missing Gaps
  ☆9Updated last year
• edstott / EEE1labs
  ☆29Updated 2 months ago
• n-kremeris / vivado-scripted-flow
  ☆11Updated 4 years ago
• pengwubj / hw_interview_questions
  A collection of commonly asked RTL design interview questions
  ☆27Updated 8 years ago
• NAvi349 / riscv-proc
  32-bit 5-Stage Pipelined RISC V RV32I Core
  ☆46Updated 10 months ago
• Abhishek-Sharma182005 / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆13Updated 4 months ago
• georgeyhere / Toast-RV32i
  Pipelined RISC-V RV32I Core in Verilog
  ☆38Updated 2 years ago
• aseddin / ece_3300
  ECE 3300 HDL Code
  ☆45Updated 2 years ago
• MatchLab-Imperial / machine-learning-course
  ☆12Updated 2 years ago
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆149Updated 8 months ago
• lin-e / imperial-revision
  ☆17Updated 3 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆426Updated 8 months ago
• Ni-ChiTing / IC_contest_cell_based_design
  ☆12Updated 3 years ago
• mohamedazizbelhouchet / RISC-V-PIPELINED-PROCESSOR-Implementation
  This project aims to implement a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. The…
  ☆17Updated 8 months ago
• FPGADude / Digital-Design
  Verilog HDL files
  ☆137Updated 11 months ago
• lorentsinani / 16bitCPU-Verilog
  16 bit CPU created in Vivado with Verilog
  ☆18Updated 2 years ago
• RushikeshJagdale / 16-bit-ALU-
  DEsign 16-bit ALU using Verilog
  ☆9Updated 9 years ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆365Updated 9 months ago
• OliverKillane / Imperial-Computing-Notes
  A selection of textbook-like course notes for the Imperial College Computing modules.
  ☆78Updated last year
• EkthaReddy / RISC-V-Single-Cycle-Processor
  In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…
  ☆9Updated 8 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆263Updated 3 months ago
• vprabhu28 / 16-Bit-CPU-using-Verilog
  Design of a 16-Bit CPU using Verilog
  ☆34Updated 5 years ago
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆143Updated last week
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆72Updated 8 months ago