simon-staal / Odyssey_C_Compiler
This repository contains the preprocessed C90 to MIPS assembly compiler produced as part of the EIE 2nd Year Instruction Set Architecture and Compilers coursework.
☆18Updated 2 years ago
Alternatives and similar repositories for Odyssey_C_Compiler:
Users that are interested in Odyssey_C_Compiler are comparing it to the libraries listed below
- ☆14Updated last month
- ☆28Updated 3 months ago
- Course material for ELEC50009☆16Updated last month
- This repo provide an index of VLSI content creators and their materials☆144Updated 6 months ago
- The Missing Gaps☆9Updated last year
- Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London☆20Updated last week
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆77Updated 9 years ago
- ACT hardware description language and core tools.☆107Updated last week
- SystemVerilog Tutorial☆128Updated last week
- ☆1Updated 3 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆66Updated last year
- My solution to the problem set on HDLBits.☆23Updated 4 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆53Updated 2 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆36Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆38Updated 8 months ago
- Verilog HDL files☆125Updated 9 months ago
- This repository contains the design files of RISC-V Pipeline Core☆38Updated last year
- ☆17Updated 3 years ago
- ☆79Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆48Updated 4 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆307Updated 5 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆15Updated 2 months ago
- A collection of commonly asked RTL design interview questions☆25Updated 7 years ago
- Two Level Cache Controller implementation in Verilog HDL☆41Updated 4 years ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆41Updated 7 years ago
- Simple 8-bit UART realization on Verilog HDL.☆98Updated 10 months ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆15Updated 3 years ago
- ☆21Updated 3 years ago