Alternatives and similar repositories for Odyssey_C_Compiler

Users that are interested in Odyssey_C_Compiler are comparing it to the libraries listed below

• EIE2-IAC-Labs / Project_Brief
  ☆1Updated 7 months ago
• clemenkok / IAC0
  The Missing Gaps
  ☆9Updated last year
• edstott / ES-CW1
  ☆14Updated 4 months ago
• johnwickerson / HSV
  ☆29Updated last month
• LangProc / langproc-cw
  Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London
  ☆19Updated 4 months ago
• Aaron-Zhao123 / ELEC50009
  Course material for ELEC50009
  ☆16Updated 5 months ago
• OliverKillane / Imperial-Computing-Notes
  A selection of textbook-like course notes for the Imperial College Computing modules.
  ☆80Updated last year
• edstott / EEE2Rover
  ☆1Updated 2 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆438Updated 2 weeks ago
• TheSUPERCD / 8bit_MicroComputer_Verilog
  This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…
  ☆57Updated 2 years ago
• IObundle / iob-soc-opencryptohw
  Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores
  ☆11Updated 4 months ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆178Updated 6 months ago
• Abhishek-Sharma182005 / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆14Updated 5 months ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆335Updated 8 years ago
• lorentsinani / 16bitCPU-Verilog
  16 bit CPU created in Vivado with Verilog
  ☆18Updated 2 years ago
• mohamedazizbelhouchet / RISC-V-PIPELINED-PROCESSOR-Implementation
  This project aims to implement a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. The…
  ☆17Updated 10 months ago
• NAvi349 / riscv-proc
  32-bit 5-Stage Pipelined RISC V RV32I Core
  ☆49Updated 11 months ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆191Updated 3 years ago
• MuhammadMajiid / RV64IMAC
  RV64IMAC modelling using System Verilog HDL
  ☆11Updated 10 months ago
• esl-epfl / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆191Updated this week
• airin711 / Verilog-caches
  Various caches written in Verilog-HDL
  ☆124Updated 10 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆269Updated last year
• pengwubj / hw_interview_questions
  A collection of commonly asked RTL design interview questions
  ☆31Updated 8 years ago
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆110Updated 4 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆273Updated 3 years ago
• mikinty / Hardware-Engineer-Interview-Questions
  For aspiring hardware engineers out there.
  ☆69Updated 3 months ago
• maze1377 / pipeline-mips-verilog
  A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall
  ☆49Updated 4 months ago
• FPGADude / Digital-Design
  Verilog HDL files
  ☆144Updated last year
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆102Updated last month
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆150Updated 10 months ago