Alternatives and similar repositories for Odyssey_C_Compiler:

Users that are interested in Odyssey_C_Compiler are comparing it to the libraries listed below

• Aaron-Zhao123 / ELEC50009
  Course material for ELEC50009
  ☆16Updated 3 months ago
• edstott / ES-CW1
  ☆14Updated 2 months ago
• clemenkok / IAC0
  The Missing Gaps
  ☆9Updated last year
• EIE2-IAC-Labs / Project_Brief
  ☆1Updated 4 months ago
• LangProc / langproc-cw
  Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London
  ☆20Updated last month
• johnwickerson / HSV
  ☆29Updated 4 months ago
• edstott / EEE2Rover
  Updated last year
• chaseruskin / orbit
  Package manager and build tool for VHDL/SystemVerilog
  ☆45Updated last week
• Devipriya1921 / Traffic-Light-Controller-using-Verilog
  Verilog Project
  ☆10Updated 3 years ago
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆149Updated 8 months ago
• FPGADude / Digital-Design
  Verilog HDL files
  ☆134Updated 10 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆189Updated last month
• Hari545543 / RISC-V-RV32I
  RISC-V RV32I CPU core
  ☆19Updated 2 years ago
• NAvi349 / riscv-proc
  32-bit 5-Stage Pipelined RISC V RV32I Core
  ☆44Updated 9 months ago
• pengwubj / hw_interview_questions
  A collection of commonly asked RTL design interview questions
  ☆27Updated 7 years ago
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆210Updated 3 months ago
• vinayrayapati / rv32i
  Implementation of RISC-V RV32I
  ☆17Updated 2 years ago
• nour176yj / FIR-LPF-Digital-Design-
  A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ
  ☆13Updated 2 years ago
• Abhishek-Sharma182005 / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆12Updated 3 months ago
• ferrandi / PandA-bambu
  PandA-bambu public repository
  ☆265Updated last week
• maze1377 / pipeline-mips-verilog
  A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall
  ☆43Updated 2 months ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆363Updated 8 months ago
• omega-rg / Cache-Controller
  Two Level Cache Controller implementation in Verilog HDL
  ☆42Updated 4 years ago
• bluecmd / learn-sky130
  Learning to do things with the Skywater 130nm process
  ☆78Updated 4 years ago
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆57Updated last year
• abuebayyeh / imperial_eee_machine_learning_course
  Here you can find the Python exercises for ML course
  ☆13Updated 5 months ago
• mohamedazizbelhouchet / RISC-V-PIPELINED-PROCESSOR-Implementation
  This project aims to implement a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. The…
  ☆17Updated 8 months ago
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆78Updated 3 weeks ago
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆77Updated 6 months ago
• lorentsinani / 16bitCPU-Verilog
  16 bit CPU created in Vivado with Verilog
  ☆18Updated 2 years ago