Alternatives and similar repositories for Odyssey_C_Compiler

Users that are interested in Odyssey_C_Compiler are comparing it to the libraries listed below

• Aaron-Zhao123 / ELEC50009
  Course material for ELEC50009
  ☆16Updated 5 months ago
• iic-jku / IIC-OSIC-TOOLS
  IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…
  ☆583Updated this week
• Abhishek-Sharma182005 / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆17Updated 6 months ago
• 7vik-g / 16bit-pipelined-RISC-processor-sky130
  ☆15Updated 2 years ago
• EIE2-IAC-Labs / Project_Brief
  ☆1Updated 7 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,108Updated this week
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆115Updated 4 years ago
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆554Updated last month
• johnwickerson / HSV
  ☆29Updated 2 months ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆383Updated 11 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆292Updated this week
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆361Updated 2 months ago
• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,533Updated last week
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆303Updated 4 months ago
• aseddin / ece_3300
  ECE 3300 HDL Code
  ☆51Updated 2 years ago
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆462Updated this week
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆394Updated this week
• liangrj2014 / ISPD24_contest
  ☆20Updated 6 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆658Updated 2 years ago
• sahandKashani / Altera-FPGA-top-level-files
  Top-level files and pin assignment scripts for various Altera FPGAs
  ☆12Updated 8 years ago
• lorentsinani / 16bitCPU-Verilog
  16 bit CPU created in Vivado with Verilog
  ☆18Updated 3 years ago
• ichi4096 / vivado-on-silicon-mac
  Installs Vivado on M1/M2/M3 macs
  ☆444Updated 9 months ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆726Updated last year
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,049Updated this week
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆574Updated this week
• andrewcapatina / cadence_power_switches
  cadence flow for genus and innovus with UPF added.
  ☆11Updated 4 years ago
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆152Updated 10 months ago
• akshararavi / ViT-Malware-Detector
  A vision transformer based framework for classifying executable images as benign or malicious
  ☆9Updated last year
• sudharsan2000 / analog-NN
  Training Neural Networks using Analog circuits
  ☆22Updated 4 years ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆444Updated 4 months ago