JianmingS / MIPS-architecture-CPU-design-based-on-FPGA
基于FPGA的MIPS架构的CPU设计
☆29Updated 9 years ago
Alternatives and similar repositories for MIPS-architecture-CPU-design-based-on-FPGA
Users that are interested in MIPS-architecture-CPU-design-based-on-FPGA are comparing it to the libraries listed below
Sorting:
- 用Altera FPGA芯片自制CPU☆41Updated 10 years ago
- Verilog实现的简单五级流水线CPU，开发平台：Nexys3☆40Updated 9 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆15Updated 4 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆24Updated 8 years ago
- ☆31Updated 2 months ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆50Updated 6 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- ZC RISCV CORE☆13Updated 5 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- OpenMIPS——《自己动手写CPU》处理器部分☆22Updated 8 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- ☆18Updated 4 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 9 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Updated 4 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago
- Devotes to open source FPGA☆29Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- ☆22Updated 8 years ago
- SPI通信实现FLASH读写☆13Updated 5 years ago
- ☆14Updated 7 years ago
- 根据最近看的一本书编写的对应RTL以及Testbench☆19Updated 8 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆82Updated 4 years ago
- 软件无线电，使用FPGA进行正交解调。☆21Updated 6 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Updated 4 years ago
- ☆16Updated 6 years ago
- Verilog极简教程☆36Updated 6 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 10 months ago
- Implementation of the PCIe physical layer☆39Updated 4 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago