Verilog实现的简单五级流水线CPU，开发平台：Nexys3
☆40Jul 9, 2015Updated 11 years ago
Alternatives and similar repositories for CPU
Users that are interested in CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 同济大学编译原理课程设计☆11Jun 12, 2021Updated 5 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 3 months ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- OpenMIPS——《自己动手写CPU》处理器部分☆22Mar 4, 2017Updated 9 years ago
- 用verilog实现单周期cpu和流水线☆21Dec 26, 2019Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- DDR3 function verification environment in UVM☆27Apr 1, 2018Updated 8 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- OpenEXR and JPEG XR viewer for HDR10 Display☆14Apr 21, 2026Updated 3 months ago
- ☆19Aug 11, 2022Updated 3 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆17Jul 7, 2018Updated 8 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 8 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- 同济大学CS《计算机组成原理课程设计》暑期作业TongJi University CS computer organization assignment☆13Jul 25, 2021Updated 4 years ago
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆17May 26, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 2022WHU计算机系统综合设计 基于RISCV的五级流水线CPU Five stage CPU implement based on RISC-V☆13Oct 31, 2023Updated 2 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- hardware implement of huffman coding(written in verilog)☆14Jul 30, 2017Updated 8 years ago
- 2019-2020春季学期 清华大学电子工程系 研究生课程 模式识别☆10Nov 27, 2020Updated 5 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Sep 7, 2021Updated 4 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆375Jan 12, 2018Updated 8 years ago
- 同济大学计算机组成原理31条指令CPU以及54条指令CPU实现（Verilog）☆15Jun 4, 2023Updated 3 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Precise Point Positioning Library☆11Dec 2, 2020Updated 5 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 5 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。☆166Jan 20, 2019Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- ☆30May 11, 2021Updated 5 years ago
- A very primitive but hopefully self-educational CPU in Verilog☆154Jan 21, 2015Updated 11 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Aug 11, 2021Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆37Jun 19, 2026Updated last month
- 基于FPGA的MIPS架构的CPU设计☆30Aug 14, 2015Updated 10 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆41Jun 24, 2020Updated 6 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 10 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆40Nov 24, 2022Updated 3 years ago
- 用Verilog编写一个MIPS指令集的32位五级流水线CPU☆27Dec 17, 2020Updated 5 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- ☆13Mar 9, 2016Updated 10 years ago
- 2020清华大学软件学院应用密码学大作业☆14Nov 15, 2020Updated 5 years ago