Verilog实现的简单五级流水线CPU，开发平台：Nexys3
☆40Jul 9, 2015Updated 10 years ago
Alternatives and similar repositories for CPU
Users that are interested in CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog写的简单五级流水线CPU☆16Sep 24, 2020Updated 5 years ago
- 计算机组成原理的实验，包括单周期CPU和五级流水线CPU的verilog实现☆40Jun 7, 2021Updated 4 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- OpenMIPS——《自己动手写CPU》处理器部分☆22Mar 4, 2017Updated 9 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆17Jul 7, 2018Updated 7 years ago
- DDR3 function verification environment in UVM☆26Apr 1, 2018Updated 8 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- ☆19Aug 11, 2022Updated 3 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 8 years ago
- Content management system using Ruby on Rails 4☆10Oct 31, 2014Updated 11 years ago
- This is a code repo for previous projects in Digital Design & Verification☆19Jan 6, 2015Updated 11 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Sep 7, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆16May 26, 2017Updated 8 years ago
- [AAAI 2023 Oral] Peeling the Onion: Hierarchical Reduction of Data Redundancy for Efficient Vision Transformer Training☆14Apr 19, 2023Updated 3 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆365Jan 12, 2018Updated 8 years ago
- Simple and clean blog system built with Ruby on Rails☆13Oct 28, 2014Updated 11 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- a very simple risc_cpu verification demo with uvm☆27Apr 28, 2019Updated 7 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- 清华大学计算机辅修数据结构作业（2015春季学期）☆12Jun 21, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 5 years ago
- hardware implement of huffman coding(written in verilog)☆14Jul 30, 2017Updated 8 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。☆162Jan 20, 2019Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- 清华大学电子系部分课程整理☆16Sep 10, 2022Updated 3 years ago
- ☆29May 11, 2021Updated 5 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Aug 11, 2021Updated 4 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 基于FPGA的MIPS架构的CPU设计☆30Aug 14, 2015Updated 10 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆37Updated this week
- 船讯网船舶数据爬虫☆13Jan 31, 2022Updated 4 years ago
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 10 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆40Jun 24, 2020Updated 5 years ago
- ☆13Mar 9, 2016Updated 10 years ago