Verilog实现的简单五级流水线CPU，开发平台：Nexys3
☆40Jul 9, 2015Updated 10 years ago
Alternatives and similar repositories for CPU
Users that are interested in CPU are comparing it to the libraries listed below
Sorting:
- DDR3 function verification environment in UVM☆26Apr 1, 2018Updated 7 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- Content management system using Ruby on Rails 4☆10Oct 31, 2014Updated 11 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- Simple and clean blog system built with Ruby on Rails☆13Oct 28, 2014Updated 11 years ago
- FPGA_PCIe_drivers☆16Sep 3, 2015Updated 10 years ago
- ☆19Aug 11, 2022Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- ☆22Updated this week
- UltraDefrag4Linux is a disk defragmenter for NTFS and FAT running on Linux, which supports defragmentation of locked system files by runn…☆23Feb 26, 2025Updated last year
- This is a code repo for previous projects in Digital Design & Verification☆18Jan 6, 2015Updated 11 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 7 years ago
- 用Altera FPGA芯片自制CPU☆43Aug 10, 2014Updated 11 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- OpenMIPS——《自己动手写CPU》处理器部分☆22Mar 4, 2017Updated 9 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆76Mar 21, 2024Updated last year
- ☆11May 31, 2016Updated 9 years ago
- IP operations in verilog (simulation and implementation on ice40)☆64Oct 24, 2019Updated 6 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。☆162Jan 20, 2019Updated 7 years ago
- 用Verilog编写一个MIPS指令集的32位五级流水线CPU☆26Dec 17, 2020Updated 5 years ago
- ☆27May 11, 2021Updated 4 years ago
- 基于FPGA的MIPS架构的CPU设计☆30Aug 14, 2015Updated 10 years ago
- Simple blog in AdonisJS 4.0☆26Nov 19, 2017Updated 8 years ago
- java group chat☆11Jul 28, 2021Updated 4 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- GMSK调制和解调matlab代码☆15Apr 22, 2023Updated 2 years ago
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆14May 26, 2017Updated 8 years ago
- Kernel mode to user mode dll injection.☆14Nov 10, 2024Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆39Nov 24, 2022Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- Simple Rails 5 REST API☆28Jun 27, 2017Updated 8 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆40Jun 24, 2020Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Jan 27, 2026Updated last month
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆89Feb 28, 2018Updated 8 years ago
- 二维码扫描、生成☆11Sep 6, 2013Updated 12 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- A driver created to bypass the anti-cheat and r/w memory through it☆15Aug 3, 2024Updated last year