ChipsandCheese / Microbenchmarks
Trying to figure various CPU things out
☆74Updated last year
Alternatives and similar repositories for Microbenchmarks:
Users that are interested in Microbenchmarks are comparing it to the libraries listed below
- ROB size testing utility☆142Updated 3 years ago
- A cross-platform (Windows and Linux) CPU memory latency benchmark.☆52Updated 3 years ago
- The new home for CnC Tests and Framework Libaries☆55Updated 2 months ago
- The University of Bristol HPC Simulation Engine☆95Updated this week
- Trying to figure various CPU things out☆114Updated this week
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆127Updated 4 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆81Updated last year
- ☆52Updated 5 years ago
- ☆81Updated this week
- A collection of performance analysis tools, recipes, handy scripts, microbenchmarks & more☆129Updated last week
- Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.☆46Updated last month
- An open-source Simulation Trace Format specification☆10Updated 2 months ago
- Measure instruction latency and throughput☆23Updated this week
- Unofficial description of the CUDA assembly (SASS) instruction sets.☆60Updated 4 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆103Updated 3 weeks ago
- ☆59Updated 4 months ago
- Advanced Profiling and Analytics for AMD Hardware☆140Updated this week
- Fork of LLVM to support AMD AIEngine processors☆124Updated this week
- Experimental OpenCL SPIR-V to OpenCL C translator☆25Updated last month
- CPU micro benchmarks☆47Updated last month
- SYCL Reference Manual☆27Updated 10 months ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆130Updated this week
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆138Updated this week
- SYCL Open Source Specification☆127Updated this week
- Benchmark for measuring the performance of sparse and irregular memory access.☆76Updated 2 weeks ago
- SYCL Benchmark Suite☆61Updated last week
- chipStar is a tool for compiling and running HIP/CUDA on SPIR-V via OpenCL or Level Zero APIs.☆253Updated this week
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆36Updated 3 years ago
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆31Updated 2 years ago
- ☆149Updated 2 weeks ago