ChipsandCheese / MicrobenchmarksLinks
Trying to figure various CPU things out
☆79Updated last year
Alternatives and similar repositories for Microbenchmarks
Users that are interested in Microbenchmarks are comparing it to the libraries listed below
Sorting:
- ROB size testing utility☆153Updated 3 years ago
- The University of Bristol HPC Simulation Engine☆97Updated this week
- The new home for CnC Tests and Framework Libaries☆57Updated 6 months ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆129Updated 4 years ago
- A cross-platform (Windows and Linux) CPU memory latency benchmark.☆54Updated 3 years ago
- Trying to figure various CPU things out☆136Updated last week
- ☆59Updated 8 months ago
- ☆61Updated 6 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆117Updated 2 weeks ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆83Updated last year
- Updated C version of the Test Suite for Vectorising Compilers☆61Updated last year
- CPU micro benchmarks☆58Updated this week
- ☆84Updated this week
- Measure instruction latency and throughput☆24Updated 3 months ago
- A collection of performance analysis tools, recipes, handy scripts, microbenchmarks & more☆139Updated 2 months ago
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆130Updated 5 months ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆40Updated 3 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆44Updated 2 weeks ago
- ROCm - AMDGPU Compute Application Binary Interface☆41Updated 3 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆113Updated last year
- Unofficial description of the CUDA assembly (SASS) instruction sets.☆103Updated 3 months ago
- ☆150Updated last week
- The Splash-3 benchmark suite☆44Updated 2 years ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆134Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆101Updated last month
- chipStar is a tool for compiling and running HIP/CUDA on SPIR-V via OpenCL or Level Zero APIs.☆284Updated this week
- This is the AMD-maintained fork of the LLVM git repository. This repository accepts pull requests and issues related to AMD fork-specific…☆157Updated this week
- gem5 configuration for intel's skylake micro-architecture☆48Updated 3 years ago
- ☆132Updated 3 weeks ago
- Memory System Microbenchmarks☆63Updated 2 years ago