Alternatives and similar repositories for Microbenchmarks

Users that are interested in Microbenchmarks are comparing it to the libraries listed below

• travisdowns / robsize
  ROB size testing utility
  ☆149Updated 3 years ago
• UoB-HPC / SimEng
  The University of Bristol HPC Simulation Engine
  ☆96Updated last week
• ChipsandCheese / MemoryLatencyTest
  A cross-platform (Windows and Linux) CPU memory latency benchmark.
  ☆53Updated 3 years ago
• clamchowder / Microbenchmarks
  Trying to figure various CPU things out
  ☆128Updated last week
• Veedrac / microarchitecturometer
  Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…
  ☆128Updated 4 years ago
• ChipsandCheese / CnC-Tools
  The new home for CnC Tests and Framework Libaries
  ☆57Updated 4 months ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆112Updated last week
• 0xD0GF00D / DocumentSASS
  Unofficial description of the CUDA assembly (SASS) instruction sets.
  ☆91Updated 2 months ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆55Updated 3 weeks ago
• UoB-HPC / TSVC_2
  Updated C version of the Test Suite for Vectorising Compilers
  ☆59Updated last year
• RRZE-HPC / ibench
  Measure instruction latency and throughput
  ☆24Updated 2 months ago
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆39Updated 3 years ago
• NVlabs / ptxmemorymodel
  ☆54Updated 5 years ago
• uxlfoundation / oneapi-construction-kit
  ☆84Updated this week
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆97Updated last week
• afborchert / pointer-chasing
  Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations
  ☆83Updated last year
• cavazos-lab / PolyBench-ACC
  ☆59Updated 7 months ago
• sstsimulator / sst-core
  SST Structural Simulation Toolkit Parallel Discrete Event Core and Services
  ☆156Updated this week
• cupbop / CuPBoP
  A framework that support executing unmodified CUDA source code on non-NVIDIA devices.
  ☆127Updated 4 months ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆35Updated 3 weeks ago
• ROCm / llvm-project
  This is the AMD-maintained fork of the LLVM git repository. This repository accepts pull requests and issues related to AMD fork-specific…
  ☆145Updated this week
• ARM-software / data
  Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.
  ☆48Updated 3 months ago
• unisa-hpc / sycl-bench
  SYCL Benchmark Suite
  ☆64Updated 2 months ago
• Xilinx / llvm-aie
  Fork of LLVM to support AMD AIEngine processors
  ☆139Updated this week
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆42Updated last year
• intel / memory-bandwidth-benchmarks
  Provides a set of benchmarks that can be used to measure the memory bandwidth performance of CPU's
  ☆89Updated last year
• useredsa / MBPlib
  ☆17Updated 6 months ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆110Updated last year
• triSYCL / sycl
  SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
  ☆118Updated 6 months ago
• SunsetQuest / CudaPAD
  CudaPAD is a PTX/SASS viewer for NVIDIA Cuda kernels and provides an on-the-fly view of the assembly.
  ☆119Updated 2 years ago