ChipsandCheese / MicrobenchmarksLinks
Trying to figure various CPU things out
☆94Updated 2 weeks ago
Alternatives and similar repositories for Microbenchmarks
Users that are interested in Microbenchmarks are comparing it to the libraries listed below
Sorting:
- ROB size testing utility☆159Updated 4 years ago
- The University of Bristol HPC Simulation Engine☆104Updated 5 months ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆132Updated 5 years ago
- Trying to figure various CPU things out☆160Updated last week
- CPU micro benchmarks☆76Updated 3 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆141Updated last week
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆85Updated 2 years ago
- Measure instruction latency and throughput☆29Updated 5 months ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆192Updated last week
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Updated 4 years ago
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆141Updated last year
- ☆65Updated last year
- A cross-platform (Windows and Linux) CPU memory latency benchmark.☆57Updated 4 years ago
- ☆68Updated 6 years ago
- Microarchitecture diagrams of several CPUs☆46Updated last week
- The future home for CnC Tests and Framework Libaries☆57Updated 2 weeks ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆50Updated 6 months ago
- Utilities for accessing AMD's Machine-Readable GPU ISA Specifications.☆45Updated 4 months ago
- Memory System Microbenchmarks☆65Updated 3 years ago
- This is the AMD-maintained fork of the LLVM git repository. This repository accepts pull requests and issues related to AMD fork-specific…☆201Updated last week
- Benchmark for measuring the performance of sparse and irregular memory access.☆82Updated 5 months ago
- A heterogeneous architecture timing model simulator.☆174Updated 4 months ago
- Chisel RISC-V Vector 1.0 Implementation☆131Updated 4 months ago
- SST Architectural Simulation Components and Libraries☆113Updated this week
- The Sniper Multi-Core Simulator☆163Updated 3 months ago
- ☆95Updated last week
- Python Cache Hierarchy Simulator☆100Updated 6 months ago
- A formalization of the RVWMO (RISC-V) memory model☆36Updated 3 years ago
- Updated C version of the Test Suite for Vectorising Compilers☆71Updated last year
- Fork of LLVM to support AMD AIEngine processors☆187Updated this week