IObundle / iob-uart
☆14Updated 10 months ago
Related projects: ⓘ
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated 10 months ago
- ☆29Updated this week
- Simple runtime for Pulp platforms☆33Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆55Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆28Updated 6 months ago
- USB -> AXI Debug Bridge☆33Updated 3 years ago
- Cortex-M0 DesignStart Wrapper☆17Updated 5 years ago
- Verilog behavioral description of various memories☆30Updated 2 years ago
- Generic Register Interface (contains various adapters)☆95Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆33Updated this week
- ☆31Updated 3 weeks ago
- CV32E40X Design-Verification environment☆11Updated 5 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆19Updated 4 years ago
- ☆18Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆126Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆49Updated last year
- pulp_soc is the core building component of PULP based SoCs☆76Updated last month
- Another tiny RISC-V implementation☆51Updated 3 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆25Updated last year
- USB Full Speed PHY☆38Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆28Updated last year
- RISC-V Nexus Trace TG documentation and reference code☆39Updated this week
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆16Updated 6 years ago
- ☆15Updated 4 years ago
- IEEE 754 floating point library in system-verilog and vhdl☆26Updated 4 months ago
- Platform Level Interrupt Controller☆34Updated 4 months ago
- RISC-V processor tracing tools and library☆14Updated 6 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆57Updated 5 months ago
- UNSUPPORTED INTERNAL toolchain builds☆30Updated last week
- Automatic SystemVerilog linting in github actions with the help of Verible☆24Updated 2 months ago