fixstars / ultra96_designLinks
Repository of HW design and SW for Ultra96 board + MIPI board
☆17Updated 6 years ago
Alternatives and similar repositories for ultra96_design
Users that are interested in ultra96_design are comparing it to the libraries listed below
Sorting:
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- HOG + SVM on FPGA☆27Updated 4 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆131Updated 2 months ago
- Adding PR to the PYNQ Overlay☆19Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- ☆56Updated 3 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆74Updated 3 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated last month
- Caffe to VHDL☆68Updated 5 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- Basic Common Modules☆44Updated 2 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- Avnet Board Definition Files☆135Updated last month
- A multi-board Extended Kalman Filter (EKF)☆32Updated 7 years ago
- Original FPGA platform☆70Updated last week
- FOS - FPGA Operating System☆73Updated 5 years ago
- TCL scripts for FPGA (Xilinx)☆34Updated 3 years ago
- 10G Ethernet MAC implementation☆21Updated 5 years ago
- PYNQ-Z1 board files for Vivado☆34Updated 3 years ago
- Algorithmic C Math Library☆65Updated 5 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆24Updated 4 months ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- Updated version of the XUP Workshops☆18Updated 7 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 8 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- ☆28Updated 7 years ago