Repository of HW design and SW for Ultra96 board + MIPI board
☆17Feb 22, 2019Updated 7 years ago
Alternatives and similar repositories for ultra96_design
Users that are interested in ultra96_design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 6 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆135Aug 14, 2025Updated last year
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆19Jun 15, 2020Updated 6 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆80Feb 13, 2022Updated 4 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- X.org graphics driver for ARM graphics(with Zynq UltraScale+ MPSoC)☆15Sep 29, 2022Updated 3 years ago
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated 2 years ago
- Automated Integration of High-Level Synthesis FPGA Modules with ROS2 Systems☆24Dec 7, 2020Updated 5 years ago
- FPGA Clock Configuration Device Driver for Linux☆33Dec 4, 2025Updated 8 months ago
- Avnet Board Definition Files☆146Jan 12, 2026Updated 7 months ago
- ☆10Jan 15, 2023Updated 3 years ago
- ☆59Aug 2, 2022Updated 4 years ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a step by step guide to build OpenCV with Extra Modules for Python (Anaconda) for Windows without errors. Paticularly, I will use…☆14Mar 30, 2020Updated 6 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes