fixstars / ultra96_designLinks
Repository of HW design and SW for Ultra96 board + MIPI board
☆17Updated 6 years ago
Alternatives and similar repositories for ultra96_design
Users that are interested in ultra96_design are comparing it to the libraries listed below
Sorting:
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Original FPGA platform☆68Updated this week
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 5 years ago
- Adding PR to the PYNQ Overlay☆18Updated 8 years ago
- Board files to build Ultra 96 PYNQ image☆156Updated 7 months ago
- ☆56Updated 3 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Algorithmic C Math Library☆65Updated 2 months ago
- Basic Common Modules☆43Updated 2 months ago
- TCL scripts for FPGA (Xilinx)☆33Updated 3 years ago
- FOS - FPGA Operating System☆70Updated 4 years ago
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆24Updated 2 months ago
- Updated version of the XUP Workshops☆18Updated 7 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- PYNQ-Z1 board files for Vivado☆34Updated 3 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- ☆33Updated 2 years ago
- 10G Ethernet MAC implementation☆21Updated 5 years ago
- Advanced Debug Interface☆15Updated 6 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 6 years ago
- Caffe to VHDL☆67Updated 5 years ago
- ☆53Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- Hardware accelerated Julia set explorer running on Ultra96☆13Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago