fixstars / ultra96_design
Repository of HW design and SW for Ultra96 board + MIPI board
☆17Updated 5 years ago
Related projects: ⓘ
- HOG + SVM on FPGA☆25Updated 3 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 4 years ago
- 10G Ethernet MAC implementation☆21Updated 4 years ago
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- ☆52Updated last year
- MIPI CSI-2 RX☆28Updated 2 years ago
- Zynq PR Management☆11Updated 8 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆125Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- みんなのSystemVerilog☆19Updated 2 years ago
- ☆53Updated 2 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Updated 6 years ago
- Original FPGA platform☆50Updated last week
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆9Updated 6 years ago
- ☆17Updated 6 years ago
- Xilinx Contest Kshitij 2019☆19Updated last year
- IP-core package generator for AXI4/Avalon☆21Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago
- Implementation VexRiscv on ultra96☆10Updated 2 years ago
- ☆21Updated 3 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆30Updated 6 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆17Updated 6 years ago
- Basic Common Modules☆34Updated 2 months ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆16Updated 5 years ago
- ☆23Updated this week
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆65Updated 2 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆57Updated last week
- PYNQ-Z1 board files for Vivado☆32Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆14Updated last year