An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
☆18Jun 15, 2020Updated 5 years ago
Alternatives and similar repositories for ZybotR2-96-fpt19
Users that are interested in ZybotR2-96-fpt19 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- Parallel RRT* - A fast parallel robotic motion planner (in C)☆14Aug 9, 2012Updated 13 years ago
- 『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ☆13Jul 30, 2019Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- This is a step by step guide to build OpenCV with Extra Modules for Python (Anaconda) for Windows without errors. Paticularly, I will use…☆14Mar 30, 2020Updated 6 years ago
- A small c compiler in Go☆10Jun 2, 2016Updated 9 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Jan 23, 2025Updated last year
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated last year
- FPGA samples☆27Apr 29, 2026Updated last week
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Apr 9, 2024Updated 2 years ago
- FPGA Clock Configuration Device Driver for Linux☆32Dec 4, 2025Updated 5 months ago
- A C++ PMU and/or PDC Stream Simulator for IEEE C37.118.2☆12May 21, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An exact Bayesian network structure learning software based on dynamic programming.☆14Apr 2, 2026Updated last month
- SHARP X1 (CZ-800 series) compatible free IPL ROM.☆13Feb 23, 2022Updated 4 years ago
- The final code of a two-hour challenge to simulate and implement a SUBLEQ SISC machine☆14Jul 2, 2017Updated 8 years ago
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Sep 8, 2022Updated 3 years ago
- This project is a port of the 1chipMSX to DEOCM + DE0-CV including modification of OCM-PLD.☆20Jun 19, 2019Updated 6 years ago
- ☆18Sep 22, 2022Updated 3 years ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Sep 10, 2024Updated last year
- Migrated to Codeberg☆16Mar 21, 2022Updated 4 years ago
- Tutorial for Vitis AI using the Sign Language MNIST☆17Apr 12, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Eliminating Keystroke Timing Attacks☆22Dec 12, 2017Updated 8 years ago
- Notionに毎日新しいarXiv論文のアブストラクト日本語訳 + αを表示するスクリプト☆12Jan 22, 2023Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- MORTon Indexer (Z-order) Fortran environment☆12Mar 2, 2026Updated 2 months ago
- ☆12Jun 1, 2023Updated 2 years ago
- ☆19Jun 18, 2021Updated 4 years ago
- New Cache implementation using Gem5☆13Apr 2, 2014Updated 12 years ago
- Motion Planning framework with visualization for autonomous driving☆11Aug 5, 2025Updated 9 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- ☆12Mar 14, 2023Updated 3 years ago
- Optimization results for superconducting electronic (SCE) circuits☆18Dec 5, 2023Updated 2 years ago
- [CVPR 2023] Official PyTorch implementation of MoStGAN-V☆24Jun 15, 2023Updated 2 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 5 years ago
- ☆12Jan 1, 2015Updated 11 years ago