rits-drsl / ZybotR2-96-fpt19Links
An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
☆17Updated 5 years ago
Alternatives and similar repositories for ZybotR2-96-fpt19
Users that are interested in ZybotR2-96-fpt19 are comparing it to the libraries listed below
Sorting:
- 10G Ethernet MAC implementation☆22Updated 5 years ago
- HOG + SVM on FPGA☆27Updated 4 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- Original FPGA platform☆70Updated last week
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆131Updated 3 months ago
- Implementation VexRiscv on ultra96☆13Updated 3 years ago
- Basic Common Modules☆45Updated this week
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆165Updated 4 months ago
- Board files to build Ultra 96 PYNQ image☆156Updated 3 months ago
- ☆55Updated 3 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆108Updated 10 months ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Updated 3 years ago
- PYNQ-Z1 board files for Vivado☆35Updated 3 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- Train and deploy LUT-based neural networks on FPGAs☆102Updated last year
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 9 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 5 years ago
- PYNQ support and examples for Kria SOMs☆117Updated last year
- PYNQ Composabe Overlays☆73Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- RISC-V RV32IMAFC Core for MCU☆40Updated 10 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- ☆28Updated 7 years ago
- Caffe to VHDL☆68Updated 5 years ago