An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
☆18Jun 15, 2020Updated 5 years ago
Alternatives and similar repositories for ZybotR2-96-fpt19
Users that are interested in ZybotR2-96-fpt19 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- Class project for COMP-781, Robotics. This is a CUDA-based collision detector for motion planning.☆13Apr 29, 2019Updated 7 years ago
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Implementation VexRiscv on ultra96☆13Apr 18, 2022Updated 4 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28May 9, 2021Updated 5 years ago
- Open design rule (1um)☆23Oct 18, 2022Updated 3 years ago
- Parallel RRT* - A fast parallel robotic motion planner (in C)☆14Aug 9, 2012Updated 13 years ago
- 『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ☆13Jul 30, 2019Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- ☆20Mar 31, 2022Updated 4 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Jul 21, 2018Updated 7 years ago
- This is a step by step guide to build OpenCV with Extra Modules for Python (Anaconda) for Windows without errors. Paticularly, I will use…☆14Mar 30, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A small c compiler in Go☆10Jun 2, 2016Updated 9 years ago
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated last year
- FPGA samples☆27Apr 29, 2026Updated last month
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆19Apr 9, 2024Updated 2 years ago
- An exact Bayesian network structure learning software based on dynamic programming.☆14Apr 2, 2026Updated last month
- ☆10Oct 23, 2019Updated 6 years ago
- original 8bit CPU of ICF3-Z☆12Feb 20, 2020Updated 6 years ago
- The final code of a two-hour challenge to simulate and implement a SUBLEQ SISC machine☆14Jul 2, 2017Updated 8 years ago
- This project is a port of the 1chipMSX to DEOCM + DE0-CV including modification of OCM-PLD.☆20Jun 19, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- oneAPI Deep Neural Network Library (oneDNN)☆10Feb 2, 2022Updated 4 years ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Sep 10, 2024Updated last year
- Encodes and decodes CWT, EAT and similar format tokens. It supports COSE format signing and verification as well as the UCCS unsigned for…☆11Jul 23, 2022Updated 3 years ago
- Migrated to Codeberg☆16Mar 21, 2022Updated 4 years ago
- Tutorial for Vitis AI using the Sign Language MNIST☆17Apr 12, 2023Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 6 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- MORTon Indexer (Z-order) Fortran environment☆12Mar 2, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Motion Planning framework with visualization for autonomous driving☆11Aug 5, 2025Updated 9 months ago
- a type level lisp interpreter on Rust's type system☆10Nov 11, 2016Updated 9 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- ☆12Mar 14, 2023Updated 3 years ago
- [CVPR 2023] Official PyTorch implementation of MoStGAN-V☆24Jun 15, 2023Updated 2 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 5 years ago
- ☆12Jan 1, 2015Updated 11 years ago