An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
☆19Jun 15, 2020Updated 6 years ago
Alternatives and similar repositories for ZybotR2-96-fpt19
Users that are interested in ZybotR2-96-fpt19 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- 10G Ethernet MAC implementation☆25Jul 13, 2020Updated 6 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- Open design rule (1um)☆23Oct 18, 2022Updated 3 years ago
- Machine learning lecture (3Q) materials in Tokyo Tech☆11Nov 24, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- Implementation VexRiscv on ultra96☆14Apr 18, 2022Updated 4 years ago
- Parallel RRT* - A fast parallel robotic motion planner (in C)☆14Aug 9, 2012Updated 13 years ago
- 『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ☆13Jul 30, 2019Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Jul 21, 2018Updated 8 years ago
- Fully Hardware-Based Stochastic Neural Network☆23Jan 23, 2025Updated last year
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆19Apr 9, 2024Updated 2 years ago
- A C++ PMU and/or PDC Stream Simulator for IEEE C37.118.2☆13May 21, 2019Updated 7 years ago
- SHARP X1 (CZ-800 series) compatible free IPL ROM.☆14Feb 23, 2022Updated 4 years ago
- FPGA Clock Configuration Device Driver for Linux☆33Dec 4, 2025Updated 7 months ago
- An exact Bayesian network structure learning software based on dynamic programming.☆14Updated this week
- ☆10Oct 23, 2019Updated 6 years ago
- original 8bit CPU of ICF3-Z☆12Feb 20, 2020Updated 6 years ago
- The final code of a two-hour challenge to simulate and implement a SUBLEQ SISC machine☆14Jul 2, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This project is a port of the 1chipMSX to DEOCM + DE0-CV including modification of OCM-PLD.☆20Jun 19, 2019Updated 7 years ago
- OpenAI Whisper demo on Axera☆17Jan 15, 2026Updated 6 months ago
- Encodes and decodes CWT, EAT and similar format tokens. It supports COSE format signing and verification as well as the UCCS unsigned for…☆11Jul 23, 2022Updated 4 years ago
- ☆18Sep 22, 2022Updated 3 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 5 years ago
- Eliminating Keystroke Timing Attacks☆22Dec 12, 2017Updated 8 years ago
- Notionに毎日新しいarXiv論文のアブストラクト日本語訳 + αを表示するスクリプト☆12Jan 22, 2023Updated 3 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- ☆12Jun 1, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tutorial for Vitis AI using the Sign Language MNIST☆17Apr 12, 2023Updated 3 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 9 years ago
- a type level lisp interpreter on Rust's type system☆10Nov 11, 2016Updated 9 years ago
- ☆17Apr 16, 2023Updated 3 years ago
- ☆19Jun 18, 2021Updated 5 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago