An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
☆19Jun 15, 2020Updated 6 years ago
Alternatives and similar repositories for ZybotR2-96-fpt19
Users that are interested in ZybotR2-96-fpt19 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- Class project for COMP-781, Robotics. This is a CUDA-based collision detector for motion planning.☆13Apr 29, 2019Updated 7 years ago
- 10G Ethernet MAC implementation☆25Jul 13, 2020Updated 6 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- Open design rule (1um)☆23Oct 18, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- A Benchmark Suite for Real-Time Robotics☆14May 3, 2023Updated 3 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28May 9, 2021Updated 5 years ago
- Implementation VexRiscv on ultra96☆14Apr 18, 2022Updated 4 years ago
- Parallel RRT* - A fast parallel robotic motion planner (in C)☆14Aug 9, 2012Updated 14 years ago
- 『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ☆13Jul 30, 2019Updated 7 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Jul 21, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A small c compiler in Go☆10Jun 2, 2016Updated 10 years ago
- This is a step by step guide to build OpenCV with Extra Modules for Python (Anaconda) for Windows without errors. Paticularly, I will use…☆14Mar 30, 2020Updated 6 years ago
- Fully Hardware-Based Stochastic Neural Network☆23Jan 23, 2025Updated last year
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated 2 years ago
- FPGA samples☆27Apr 29, 2026Updated 3 months ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆19Apr 9, 2024Updated 2 years ago
- A C++ PMU and/or PDC Stream Simulator for IEEE C37.118.2☆13May 21, 2019Updated 7 years ago
- SHARP X1 (CZ-800 series) compatible free IPL ROM.☆14Feb 23, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Useful LaTeX environment on☆21Jun 26, 2021Updated 5 years ago
- Migrated to Codeberg☆16Mar 21, 2022Updated 4 years ago
- The final code of a two-hour challenge to simulate and implement a SUBLEQ SISC machine☆14Jul 2, 2017Updated 9 years ago
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Sep 8, 2022Updated 3 years ago
- ☆12Jan 1, 2015Updated 11 years ago
- OpenAI Whisper demo on Axera☆17Jan 15, 2026Updated 7 months ago
- ☆18Sep 22, 2022Updated 3 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 5 years ago
- Eliminating Keystroke Timing Attacks☆22Dec 12, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Notionに毎日新しいarXiv論文のアブストラクト日本語訳 + αを表示するスクリプト☆12Jan 22, 2023Updated 3 years ago
- Rule the words! KKuTu Online - 끄투코리아 공식 레포지토리 입니다.☆24Aug 10, 2018Updated 8 years ago
- ☆12Jun 1, 2023Updated 3 years ago
- Tutorial for Vitis AI using the Sign Language MNIST☆17Apr 12, 2023Updated 3 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 9 years ago
- New Cache implementation using Gem5☆13Apr 2, 2014Updated 12 years ago