rits-drsl / ZybotR2-96-fpt19Links
An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
☆17Updated 4 years ago
Alternatives and similar repositories for ZybotR2-96-fpt19
Users that are interested in ZybotR2-96-fpt19 are comparing it to the libraries listed below
Sorting:
- 10G Ethernet MAC implementation☆21Updated 4 years ago
- Implementation VexRiscv on ultra96☆12Updated 3 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Original FPGA platform☆65Updated this week
- Open design rule (1um)☆19Updated 2 years ago
- Basic Common Modules☆38Updated 2 weeks ago
- みんなのSystemVerilog☆19Updated 3 years ago
- ☆94Updated 11 months ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 8 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆158Updated 6 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- FOS - FPGA Operating System☆68Updated 4 years ago
- RISC-V RV32IMAFC Core for MCU☆37Updated 4 months ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆129Updated last year
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Updated 4 years ago
- Adding PR to the PYNQ Overlay☆17Updated 8 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- System Verilog code describing a fully combinational binarized neural network.☆34Updated 6 years ago
- ☆24Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- PYNQ-Z1 board files for Vivado☆34Updated 3 years ago
- ☆58Updated 5 years ago