rits-drsl / ZybotR2-96-fpt19

Related projects: ⓘ

• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆21Updated 4 years ago
• HirokiNakahara / FPGA_lecture
  Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.
  ☆26Updated 3 years ago
• lp6m / ImageDetectionHW2
  HOG + SVM on FPGA
  ☆25Updated 3 years ago
• fixstars / ultra96_design
  Repository of HW design and SW for Ultra96 board + MIPI board
  ☆17Updated 5 years ago
• kazuyamashi / cReComp
  ☆13Updated 6 years ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆34Updated 2 months ago
• lp6m / VexRiscv_Ultra96
  Implementation VexRiscv on ultra96
  ☆10Updated 2 years ago
• ikwzm / ZynqMP-FPGA-Ubuntu18.04-Ultra96
  Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2
  ☆19Updated 4 years ago
• ryuz / jelly
  Original FPGA platform
  ☆50Updated last week
• vengineer-systemverilog / All-of-SystemVerilog
  みんなのSystemVerilog
  ☆19Updated 2 years ago
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated 4 months ago
• fpga-design-contest / ad-refkit
  autonomous driving contest reference kit
  ☆10Updated 2 years ago
• MakeLSI / OpenRule1um
  Open design rule (1um)
  ☆17Updated last year
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆51Updated 7 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆43Updated 3 years ago
• warclab / zycap
  Zynq PR Management
  ☆11Updated 8 years ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆136Updated last month
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆99Updated 2 years ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆101Updated 2 weeks ago
• matutani / nocgen
  NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers
  ☆54Updated 4 years ago
• munetomo-maruyama / mmRISC-1
  RISC-V RV32IMAFC Core for MCU
  ☆34Updated 2 weeks ago
• ros2-forest / forest
  Automated Integration of High-Level Synthesis FPGA Modules with ROS2 Systems
  ☆22Updated 3 years ago
• cathalmccabe / pynq-z1_board_files
  PYNQ-Z1 board files for Vivado
  ☆32Updated 2 years ago
• Xilinx / logicnets
  ☆81Updated 3 months ago
• Xilinx / Kria-PYNQ
  PYNQ support and examples for Kria SOMs
  ☆89Updated last month
• nvdla / vp_awsfpga
  Virtual Platform for AWS FPGA support
  ☆15Updated 5 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆32Updated 6 years ago
• ikwzm / ZynqMP-FPGA-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)
  ☆125Updated last year
• ekiwi / pynq
  PYNQ with Chisel and Rust
  ☆24Updated 6 years ago
• PeterOgden / overlay_tutorial
  Premade bitstreams and block designs to complemented the PYNQ overlay tutorial
  ☆38Updated 2 years ago