rits-drsl / ZybotR2-96-fpt19
An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
☆17Updated 4 years ago
Alternatives and similar repositories for ZybotR2-96-fpt19
Users that are interested in ZybotR2-96-fpt19 are comparing it to the libraries listed below
Sorting:
- 10G Ethernet MAC implementation☆21Updated 4 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- Original FPGA platform☆63Updated this week
- Implementation VexRiscv on ultra96☆12Updated 3 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Basic Common Modules☆37Updated 5 months ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- ☆13Updated 6 years ago
- Open design rule (1um)☆18Updated 2 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated last year
- みんなのSystemVerilog☆19Updated 3 years ago
- ☆93Updated 11 months ago
- ☆53Updated 2 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆104Updated 3 months ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆105Updated 3 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆158Updated 6 months ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated last year
- RISC-V RV32IMAFC Core for MCU☆37Updated 3 months ago
- This repository is a collection of designs invloving FPGAs and AI technologies.☆14Updated 2 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Updated 4 years ago
- autonomous driving contest reference kit☆10Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 8 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 7 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆62Updated 5 years ago