rits-drsl / ZybotR2-96-fpt19
An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
☆17Updated 4 years ago
Alternatives and similar repositories for ZybotR2-96-fpt19:
Users that are interested in ZybotR2-96-fpt19 are comparing it to the libraries listed below
- 10G Ethernet MAC implementation☆21Updated 4 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆26Updated 3 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Original FPGA platform☆57Updated this week
- Implementation VexRiscv on ultra96☆11Updated 2 years ago
- Basic Common Modules☆37Updated 2 months ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆151Updated 3 months ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 4 years ago
- みんなのSystemVerilog☆19Updated 2 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆102Updated 3 weeks ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆59Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆39Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆101Updated 3 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated 9 months ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆44Updated 3 years ago
- autonomous driving contest reference kit☆10Updated 3 years ago
- ☆13Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 8 years ago
- ☆53Updated 2 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆129Updated last year
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆13Updated 11 months ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- Introductory examples for using PYNQ with Alveo☆51Updated last year
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- BlackParrot on Zynq☆27Updated 3 weeks ago
- ☆56Updated 4 years ago