An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
☆19Jun 15, 2020Updated 6 years ago
Alternatives and similar repositories for ZybotR2-96-fpt19
Users that are interested in ZybotR2-96-fpt19 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- A Benchmark Suite for Real-Time Robotics☆14May 3, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation VexRiscv on ultra96☆13Apr 18, 2022Updated 4 years ago
- Parallel RRT* - A fast parallel robotic motion planner (in C)☆14Aug 9, 2012Updated 13 years ago
- 『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ☆13Jul 30, 2019Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Jul 21, 2018Updated 7 years ago
- This is a step by step guide to build OpenCV with Extra Modules for Python (Anaconda) for Windows without errors. Paticularly, I will use…☆14Mar 30, 2020Updated 6 years ago
- A small c compiler in Go☆10Jun 2, 2016Updated 10 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Jan 23, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated last year
- FPGA Clock Configuration Device Driver for Linux☆32Dec 4, 2025Updated 6 months ago
- A C++ PMU and/or PDC Stream Simulator for IEEE C37.118.2☆13May 21, 2019Updated 7 years ago
- An exact Bayesian network structure learning software based on dynamic programming.☆14Apr 2, 2026Updated 2 months ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- SHARP X1 (CZ-800 series) compatible free IPL ROM.☆13Feb 23, 2022Updated 4 years ago
- RISC-V Confidential VM Extension☆17Jan 14, 2026Updated 5 months ago
- Useful LaTeX environment on☆21Jun 26, 2021Updated 4 years ago
- The final code of a two-hour challenge to simulate and implement a SUBLEQ SISC machine☆14Jul 2, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Sep 8, 2022Updated 3 years ago
- A scheduler to manage a multi tool dual arm robot while avoiding arm-to-arm collisions; considering complex side constraints; and optimiz…☆11Jul 6, 2021Updated 4 years ago
- oneAPI Deep Neural Network Library (oneDNN)☆10Feb 2, 2022Updated 4 years ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Sep 10, 2024Updated last year
- Encodes and decodes CWT, EAT and similar format tokens. It supports COSE format signing and verification as well as the UCCS unsigned for…☆11Jul 23, 2022Updated 3 years ago
- Tutorial for Vitis AI using the Sign Language MNIST☆17Apr 12, 2023Updated 3 years ago
- Eliminating Keystroke Timing Attacks☆22Dec 12, 2017Updated 8 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 9 years ago
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MORTon Indexer (Z-order) Fortran environment☆12Mar 2, 2026Updated 3 months ago
- ☆12Jun 1, 2023Updated 3 years ago
- ☆19Jun 18, 2021Updated 5 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Optimization results for superconducting electronic (SCE) circuits☆18Dec 5, 2023Updated 2 years ago
- ☆12Mar 14, 2023Updated 3 years ago