An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
☆19Jun 15, 2020Updated 6 years ago
Alternatives and similar repositories for ZybotR2-96-fpt19
Users that are interested in ZybotR2-96-fpt19 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Class project for COMP-781, Robotics. This is a CUDA-based collision detector for motion planning.☆13Apr 29, 2019Updated 7 years ago
- 10G Ethernet MAC implementation☆25Jul 13, 2020Updated 6 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- Open design rule (1um)☆24Oct 18, 2022Updated 3 years ago
- Machine learning lecture (3Q) materials in Tokyo Tech☆11Nov 24, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- A Benchmark Suite for Real-Time Robotics☆14May 3, 2023Updated 3 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28May 9, 2021Updated 5 years ago
- 『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ☆13Jul 30, 2019Updated 7 years ago
- ☆20Mar 31, 2022Updated 4 years ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Jul 21, 2018Updated 8 years ago
- This is a step by step guide to build OpenCV with Extra Modules for Python (Anaconda) for Windows without errors. Paticularly, I will use…☆13Mar 30, 2020Updated 6 years ago
- Fully Hardware-Based Stochastic Neural Network☆23Jan 23, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated 2 years ago
- FPGA samples☆28Sep 6, 2026Updated 3 weeks ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- A C++ PMU and/or PDC Stream Simulator for IEEE C37.118.2☆13May 21, 2019Updated 7 years ago
- SHARP X1 (CZ-800 series) compatible free IPL ROM.☆15Feb 23, 2022Updated 4 years ago
- FPGA Clock Configuration Device Driver for Linux☆34Dec 4, 2025Updated 9 months ago
- An exact Bayesian network structure learning software based on dynamic programming.☆14Jul 24, 2026Updated 2 months ago
- original 8bit CPU of ICF3-Z☆12Feb 20, 2020Updated 6 years ago
- Migrated to Codeberg☆16Mar 21, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The final code of a two-hour challenge to simulate and implement a SUBLEQ SISC machine☆13Jul 2, 2017Updated 9 years ago
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Sep 8, 2022Updated 4 years ago
- OpenAI Whisper demo on Axera☆17Jan 15, 2026Updated 8 months ago
- Encodes and decodes CWT, EAT and similar format tokens. It supports COSE format signing and verification as well as the UCCS unsigned for…☆11Jul 23, 2022Updated 4 years ago
- ☆18Sep 22, 2022Updated 4 years ago
- oneAPI Deep Neural Network Library (oneDNN)☆10Feb 2, 2022Updated 4 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 5 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- ☆12Jun 1, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tutorial for Vitis AI using the Sign Language MNIST☆17Apr 12, 2023Updated 3 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- New Cache implementation using Gem5☆13Apr 2, 2014Updated 12 years ago
- ☆17Apr 16, 2023Updated 3 years ago
- MORTon Indexer (Z-order) Fortran environment☆13Jul 7, 2026Updated 2 months ago
- ☆19Jun 18, 2021Updated 5 years ago
- A statically typed and lazy evaluated implementation of Lambda Calculus.☆21Sep 15, 2018Updated 8 years ago