rits-drsl / ZybotR2-96-fpt19Links
An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
☆17Updated 5 years ago
Alternatives and similar repositories for ZybotR2-96-fpt19
Users that are interested in ZybotR2-96-fpt19 are comparing it to the libraries listed below
Sorting:
- 10G Ethernet MAC implementation☆21Updated 5 years ago
- HOG + SVM on FPGA☆27Updated 4 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- Implementation VexRiscv on ultra96☆13Updated 3 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆131Updated last month
- ☆53Updated 3 years ago
- Basic Common Modules☆44Updated last month
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆108Updated 8 months ago
- Open design rule (1um)☆21Updated 2 years ago
- Original FPGA platform☆69Updated this week
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- PYNQ-Z1 board files for Vivado☆34Updated 3 years ago
- FOS - FPGA Operating System☆72Updated 4 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆162Updated 2 months ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 3 weeks ago
- Avnet Board Definition Files☆135Updated 3 weeks ago
- ☆13Updated 7 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 8 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆355Updated last year
- PYNQ Composabe Overlays☆73Updated last year
- RISC-V RV32IMAFC Core for MCU☆39Updated 8 months ago
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- みんなのSystemVerilog☆19Updated 3 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆106Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- RISC-V Integration for PYNQ☆176Updated 6 years ago