Implementing a LeNet-5 network to achieve hand-written digital's recognition with pure verilog.
☆11Dec 9, 2024Updated last year
Alternatives and similar repositories for CNN-FPGA
Users that are interested in CNN-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Decoder implementation using verilog (hardware) and Cpp (software)☆15Feb 18, 2026Updated 8 months ago
- video stream scaler based on FPGA and verilog☆20Mar 28, 2024Updated 2 years ago
- Official code of IEEE TPAMI "PhysMLE: Generalizable and Priors-Inclusive Multi-task Remote Physiological Measurement"☆18Sep 14, 2025Updated last year
- Python2 / Brian2 implementation (attempt) of Normalized Approximate Descent based Supervised Learning Rule.☆11Feb 10, 2023Updated 3 years ago
- yolov5-darknet support yaml && cfg☆13Mar 26, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆42Nov 18, 2024Updated last year
- Neural Network accelerator powered by MVUs and RISC-V.☆13Jul 21, 2024Updated 2 years ago
- Image denoising using both traditional FFT-based filtering and a deep learning approach with DnCNN for comparative performance analysis.☆11Sep 11, 2026Updated last month
- Indoor Positioning System using Bluetooth Low Energy Beacons, Raspberry Pi 3 board, based on RSS Fingerprinting and Neural Network algori…☆12Apr 26, 2022Updated 4 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆36Jun 30, 2020Updated 6 years ago
- A Multi-Resolution Mutual Learning Network for Multi-Label ECG Classification☆13Mar 14, 2025Updated last year
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Feb 28, 2021Updated 5 years ago
- training SNN with Resume algorithm☆10Nov 15, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated 2 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆31May 20, 2019Updated 7 years ago
- pytorchTocaffe☆11Mar 18, 2020Updated 6 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆45Oct 8, 2026Updated 2 weeks ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆18Jun 24, 2026Updated 3 months ago
- CNN on Artix-7 FPGA to perform pattern detection from a pool of objects☆12Sep 12, 2018Updated 8 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆27Aug 23, 2019Updated 7 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆248Oct 16, 2025Updated last year
- Generator of verilog description for FPGA MobileNet implementation☆191Jun 23, 2022Updated 4 years ago
- Based on the typst slides template, handle your team meeting in five minutes from scratch！☆21Jun 4, 2026Updated 4 months ago
- ☆17Apr 20, 2026Updated 6 months ago
- ☆15Mar 22, 2024Updated 2 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆29Jan 2, 2025Updated last year
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- 2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition☆23Dec 2, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Implementation of the "Applying the Forward-Forward Algorithm to the Event-Based Sensing" paper.☆10Jul 22, 2024Updated 2 years ago
- ☆12Jun 8, 2023Updated 3 years ago
- Hardware implementation of ORAM☆26Jul 12, 2017Updated 9 years ago
- Implementation of the Hyperseed algorithm☆12Oct 31, 2021Updated 4 years ago
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- FPGA/AES/LeNet/VGG16☆109Sep 9, 2018Updated 8 years ago
- Universal Stochastic Computing Framework for Neuromorphic Hardware — Rust SIMD engine, Python simulation, Verilog RTL, HDC/VSA, SCPN inte…☆16Updated this week