Goshik92 / FFTVisualizerLinks
This project demonstrates DSP capabilities of Terasic DE2-115
☆26Updated 6 years ago
Alternatives and similar repositories for FFTVisualizer
Users that are interested in FFTVisualizer are comparing it to the libraries listed below
Sorting:
- VHDL Modules☆24Updated 10 years ago
- UART 16550 core☆37Updated 10 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 10 years ago
- ☆15Updated 11 months ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆15Updated 4 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆61Updated 11 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- I2S transciever implemented in Verilog HDL☆30Updated 7 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆31Updated 8 years ago
- Verilog modules required to get the OV7670 camera working☆73Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆27Updated 5 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- ☆18Updated last year
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 4 months ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆24Updated 2 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago