This project demonstrates DSP capabilities of Terasic DE2-115
☆29Jun 22, 2018Updated 8 years ago
Alternatives and similar repositories for FFTVisualizer
Users that are interested in FFTVisualizer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 8 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Apr 24, 2020Updated 6 years ago
- The implemention & test code for xilinx fft ip core(v 9.0), standard AIX4, for future reference☆16Jul 14, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PID controller on an FPGA with custom RS232 addressing protocol.☆27Sep 7, 2021Updated 5 years ago
- A fork of Rosegarden with new Matrix Editor, and Loop, Marker, and Chord Name Ruler, features and improvements.☆11Apr 4, 2023Updated 3 years ago
- Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.☆11May 2, 2013Updated 13 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- A simplified i2s interface taken from OpenCores' I2S Interface. Aimed for Altera Avalon Streaming interface.☆11May 3, 2014Updated 12 years ago
- Files and libraries belonging to the getting started guide "Serial communication with the freeDSP"☆11Apr 14, 2016Updated 10 years ago
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 8 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 11 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A simple one wire touch application for Arduino or any atmega board☆11Feb 18, 2015Updated 11 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- use IR positioning camera to get transformation matrix between the object and camera☆12Jul 24, 2017Updated 9 years ago
- SPDIF Encoder and HW driver hacks for Raspberry Pi I2S audio output.☆13Jun 18, 2013Updated 13 years ago
- Video digitizer add-on module for DE2-115 FPGA development board.☆14Apr 17, 2017Updated 9 years ago
- Template project for LiteX-based SoCs☆22May 20, 2026Updated 5 months ago
- Miscellaneous stuff related to the EBAZ4205.☆11Mar 20, 2023Updated 3 years ago
- FIR implemention with Verilog☆51May 18, 2019Updated 7 years ago
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆15Sep 13, 2018Updated 8 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- NeoPixel on stm32f103c8t6 (Blue Pill) use HAL library☆13Oct 15, 2020Updated 6 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- A utility for Composing FPGA designs from Peripherals☆194Aug 31, 2026Updated 2 months ago
- Verilog module for calculation of FFT.☆198Aug 22, 2012Updated 14 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆17Sep 18, 2026Updated last month
- ☆24Feb 15, 2023Updated 3 years ago
- Fixed Point Kalman filter for fpga☆26May 10, 2020Updated 6 years ago
- Implements a proof-of-concept of a multi-level clustering algorithm designed to enable extremely fast approximate match search in a large…☆12Feb 24, 2013Updated 13 years ago
- ☆13Mar 21, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- LMS sound filtering by Verilog☆44Apr 5, 2020Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆58May 10, 2021Updated 5 years ago
- A Single-path Delay Feedback FFT Generator☆15Mar 20, 2024Updated 2 years ago
- SignAPK for recovery flashable zip signing in Android too.(Only testkey)☆24Mar 28, 2024Updated 2 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- Bitstream src for doppler☆17Apr 12, 2019Updated 7 years ago
- Car audio measurement and tuning for Windows: automatic time alignment, virtual DSP crossover, honest acoustic analysis☆32Oct 16, 2026Updated 3 weeks ago