This project demonstrates DSP capabilities of Terasic DE2-115
☆28Jun 22, 2018Updated 7 years ago
Alternatives and similar repositories for FFTVisualizer
Users that are interested in FFTVisualizer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- ☆15May 16, 2017Updated 8 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Apr 24, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- PID controller on an FPGA with custom RS232 addressing protocol.☆25Sep 7, 2021Updated 4 years ago
- in FPGA☆16May 20, 2015Updated 10 years ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 5 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Student project for using audio on the DE2-115 FPGA development board.☆27Apr 28, 2018Updated 7 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- use IR positioning camera to get transformation matrix between the object and camera☆12Jul 24, 2017Updated 8 years ago
- A small and flexible MPD client that may act as standalone application for an audio system.☆11Apr 17, 2023Updated 2 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 11 years ago
- Implements a proof-of-concept of a multi-level clustering algorithm designed to enable extremely fast approximate match search in a large…☆12Feb 24, 2013Updated 13 years ago
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆14Aug 8, 2025Updated 7 months ago
- ☆13Mar 21, 2024Updated 2 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- An incomplete port of Darknet (and YOLO) to the Qualcomm Snapdragon 820 processor using the Symphony System Manager SDK to better utilize…☆13Apr 5, 2017Updated 8 years ago
- Sample code for "Reflections on trusting trust" by Ken Thompson☆13May 19, 2018Updated 7 years ago
- Template project for LiteX-based SoCs☆22Jan 8, 2026Updated 2 months ago
- FIR implemention with Verilog☆50May 18, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A simple one wire touch application for Arduino or any atmega board☆11Feb 18, 2015Updated 11 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆19Apr 7, 2025Updated 11 months ago
- Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.☆11May 2, 2013Updated 12 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Vue版小Q聊天机器人☆14Jan 6, 2023Updated 3 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆32May 6, 2017Updated 8 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Arduino Library for the Atmel AT42QT1070 Touch Capacitance Chip☆13Jul 16, 2015Updated 10 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 5 years ago
- Fixed Point Kalman filter for fpga☆24May 10, 2020Updated 5 years ago
- Files and libraries belonging to the getting started guide "Serial communication with the freeDSP"☆10Apr 14, 2016Updated 9 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- SysY is a subset of the C programming language. It's a language used in Huawei Bisheng Compiler System Design Contest☆16Oct 7, 2021Updated 4 years ago
- A Platform for Digital Real-Time Control.☆15Jun 14, 2013Updated 12 years ago