This project demonstrates DSP capabilities of Terasic DE2-115
☆29Jun 22, 2018Updated 7 years ago
Alternatives and similar repositories for FFTVisualizer
Users that are interested in FFTVisualizer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Apr 24, 2020Updated 6 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆26Sep 7, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 11 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- A small and flexible MPD client that may act as standalone application for an audio system.☆11Apr 17, 2023Updated 3 years ago
- S/PDIF receiver with support of compressed formats☆10Dec 8, 2024Updated last year
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Fusesoc compatible rtl cores☆18Nov 23, 2022Updated 3 years ago
- Implements a proof-of-concept of a multi-level clustering algorithm designed to enable extremely fast approximate match search in a large…☆12Feb 24, 2013Updated 13 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆14Aug 8, 2025Updated 10 months ago
- Wishbone SATA Controller☆26Jun 6, 2026Updated last week
- Template project for LiteX-based SoCs☆22May 20, 2026Updated 3 weeks ago
- FIR implemention with Verilog☆50May 18, 2019Updated 7 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- A simple one wire touch application for Arduino or any atmega board☆11Feb 18, 2015Updated 11 years ago
- ☆23Feb 15, 2023Updated 3 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Verilog module for calculation of FFT.☆192Aug 22, 2012Updated 13 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains files and instructions requred to build and use ShadowTac, an high resolution vision based tactile sensor.☆13Sep 18, 2025Updated 9 months ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.☆11May 2, 2013Updated 13 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆15Mar 23, 2022Updated 4 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆57May 10, 2021Updated 5 years ago
- Vue版小Q聊天机器人☆14Jan 6, 2023Updated 3 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆21Apr 7, 2025Updated last year
- Fixed Point Kalman filter for fpga☆25May 10, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Files and libraries belonging to the getting started guide "Serial communication with the freeDSP"☆11Apr 14, 2016Updated 10 years ago
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆14Sep 13, 2018Updated 7 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆34Aug 7, 2021Updated 4 years ago
- Bitstream src for doppler☆17Apr 12, 2019Updated 7 years ago
- SysY is a subset of the C programming language. It's a language used in Huawei Bisheng Compiler System Design Contest☆16Oct 7, 2021Updated 4 years ago
- nku os class☆11Dec 25, 2023Updated 2 years ago