This project demonstrates DSP capabilities of Terasic DE2-115
☆29Jun 22, 2018Updated 8 years ago
Alternatives and similar repositories for FFTVisualizer
Users that are interested in FFTVisualizer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Apr 24, 2020Updated 6 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆26Sep 7, 2021Updated 5 years ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆19Oct 7, 2025Updated 11 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- use IR positioning camera to get transformation matrix between the object and camera☆12Jul 24, 2017Updated 9 years ago
- Files and libraries belonging to the getting started guide "Serial communication with the freeDSP"☆11Apr 14, 2016Updated 10 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- A small and flexible MPD client that may act as standalone application for an audio system.☆11Apr 17, 2023Updated 3 years ago
- Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.☆11May 2, 2013Updated 13 years ago
- Real-time 3D rendering on DE2-115 FPGA board (2017, DCLab final project)☆12Aug 3, 2018Updated 8 years ago
- S/PDIF receiver with support of compressed formats☆10Dec 8, 2024Updated last year
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- FIR implemention with Verilog☆50May 18, 2019Updated 7 years ago
- Implements a proof-of-concept of a multi-level clustering algorithm designed to enable extremely fast approximate match search in a large…☆12Feb 24, 2013Updated 13 years ago
- Video digitizer add-on module for DE2-115 FPGA development board.☆14Apr 17, 2017Updated 9 years ago
- An incomplete port of Darknet (and YOLO) to the Qualcomm Snapdragon 820 processor using the Symphony System Manager SDK to better utilize…☆13Apr 5, 2017Updated 9 years ago
- Sample code for "Reflections on trusting trust" by Ken Thompson☆21May 19, 2018Updated 8 years ago
- Template project for LiteX-based SoCs☆22May 20, 2026Updated 3 months ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- ☆23Feb 15, 2023Updated 3 years ago
- This repository contains files and instructions requred to build and use ShadowTac, an high resolution vision based tactile sensor.☆14Sep 18, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 8 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆16Mar 23, 2022Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- Fixed Point Kalman filter for fpga☆26May 10, 2020Updated 6 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆33May 6, 2017Updated 9 years ago
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆15Sep 13, 2018Updated 7 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 9 months ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆36Aug 7, 2021Updated 5 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Platform for Digital Real-Time Control.☆15Jun 14, 2013Updated 13 years ago
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆14Nov 24, 2014Updated 11 years ago
- nku os class☆11Dec 25, 2023Updated 2 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- ☆11Jul 26, 2017Updated 9 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆33Mar 13, 2025Updated last year
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 9 years ago