This project demonstrates DSP capabilities of Terasic DE2-115
☆29Jun 22, 2018Updated 7 years ago
Alternatives and similar repositories for FFTVisualizer
Users that are interested in FFTVisualizer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Apr 24, 2020Updated 6 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆25Sep 7, 2021Updated 4 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 6 months ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- use IR positioning camera to get transformation matrix between the object and camera☆12Jul 24, 2017Updated 8 years ago
- A small and flexible MPD client that may act as standalone application for an audio system.☆11Apr 17, 2023Updated 3 years ago
- S/PDIF receiver with support of compressed formats☆10Dec 8, 2024Updated last year
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Fusesoc compatible rtl cores☆18Nov 23, 2022Updated 3 years ago
- Implements a proof-of-concept of a multi-level clustering algorithm designed to enable extremely fast approximate match search in a large…☆12Feb 24, 2013Updated 13 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Mar 21, 2024Updated 2 years ago
- Wishbone SATA Controller☆26Oct 16, 2025Updated 7 months ago
- Sample code for "Reflections on trusting trust" by Ken Thompson☆13May 19, 2018Updated 8 years ago
- Template project for LiteX-based SoCs☆22May 20, 2026Updated last week
- FIR implemention with Verilog☆50May 18, 2019Updated 7 years ago
- ☆23Feb 15, 2023Updated 3 years ago
- Verilog module for calculation of FFT.☆193Aug 22, 2012Updated 13 years ago
- This repository contains files and instructions requred to build and use ShadowTac, an high resolution vision based tactile sensor.☆13Sep 18, 2025Updated 8 months ago
- Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.☆11May 2, 2013Updated 13 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆21Apr 7, 2025Updated last year
- Fixed Point Kalman filter for fpga☆25May 10, 2020Updated 6 years ago
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆14Sep 13, 2018Updated 7 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆34Aug 7, 2021Updated 4 years ago
- A Platform for Digital Real-Time Control.☆15Jun 14, 2013Updated 12 years ago
- Bitstream src for doppler☆17Apr 12, 2019Updated 7 years ago
- A Single-path Delay Feedback FFT Generator☆14Mar 20, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆11Jul 26, 2017Updated 8 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- ☆18Nov 29, 2022Updated 3 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA☆12Mar 29, 2018Updated 8 years ago
- KAGRA control python package☆11Aug 9, 2024Updated last year
- The ZipCPU blog☆19Dec 17, 2025Updated 5 months ago