Alternatives and similar repositories for Ethercat-slave-ip-core

Users that are interested in Ethercat-slave-ip-core are comparing it to the libraries listed below

• suisuisi / jtag
  fpga jtag hardware
  ☆26Updated 2 years ago
• tom66 / scopy-fpga
  Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware
  ☆79Updated 5 years ago
• lapauwThomas / Zynq_winUSB
  WinUSB implementation for the ZYNQ platform (Zybo board)
  ☆26Updated 7 years ago
• LE-TOM / JTAG-HS3
  xilxin download tools
  ☆57Updated 6 years ago
• HMLAB / HM-CORE
  Open source zynq platform
  ☆18Updated 7 years ago
• TerayTech / TT_Digilent_JTAG_HS2
  用于xilinx平台的简易自制下载器。
  ☆98Updated 5 years ago
• ntpt7921 / Verilog_UDP_TCP
  Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.
  ☆13Updated 4 years ago
• yedk / arm_cortex_m0_xillinx
  基于arm cortex-m0内核的xillinx fpga sopc工程项目
  ☆13Updated 6 years ago
• SokolovRV / ModbusRTU
  Modbus block on FPGA
  ☆14Updated 5 years ago
• openzynqhardware / openzynq
  ☆40Updated 5 years ago
• maxs-well / ad7606-driver-verilog
  AD7606 driver verilog
  ☆45Updated 6 years ago
• ATaylorCEngFIET / SP701_Imaging_Vivado
  Vivado project for the SP701 Imaging application project
  ☆13Updated 5 years ago
• dukelec / cdpga
  FPGA core boards / evaluation boards based on CDCTL hardware
  ☆94Updated this week
• txzing / modbus_crc_verilog
  FPGA纯逻辑实现modbus通信
  ☆22Updated 3 years ago
• whh5118 / GTOpen
  几楼科技 Cadence Allegro开源项目
  ☆120Updated 6 years ago
• DreamSourceLab / DSLogic-hdl
  An open source FPGA design for DSLogic
  ☆169Updated 11 years ago
• Xilinx / IIoT-EDDP
  The repository contains the design database and documentation for Electric Drives Demonstration Platform
  ☆101Updated 3 years ago
• chinkwo / FPGA-multiboot
  通过SPI协议实现FPGA multiboot在线升级功能
  ☆11Updated 7 years ago
• balmerdx / sdio_linux_fpga
  Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)
  ☆29Updated 5 years ago
• suisuisi / FPGAandUSB3.0
  FPGA和USB3.0桥片实现USB3.0通信
  ☆81Updated 4 years ago
• andrade824 / Pulse-Width-Modulation-IP
  A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC)
  ☆18Updated 11 years ago
• Hoi-Jeon / Verilog-for-Mic-in-Matrix-Creator
  Explanation of FPGA code for 8 PDM microphones in Matrix Creator
  ☆14Updated 5 years ago
• mcgodfrey / i2c-eeprom
  Controller for i2c EEPROM chip in Verilog for Mojo FPGA board
  ☆25Updated 9 years ago
• pbing / FM_Radio
  Simple mono FM Radio.
  ☆49Updated 9 years ago
• AlxyF / CAN-fpga
  https://en.wikipedia.org/wiki/CAN_bus
  ☆17Updated 5 years ago
• uwemeyerbaese / DSP_with_FPGAs_ed3
  DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8
  ☆15Updated 2 months ago
• xycfwrj / zynq_axi_ddr_barebone
  minimal code to access ps DDR from PL
  ☆21Updated 6 years ago
• whik / cortex_m3_on_xc7a100t
  ☆22Updated 3 years ago
• cudnn / USBtoMIPI
  - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA
  ☆12Updated 8 years ago
• BigPig-Bro / Uart_IO_Auto_test
  通用IO测试工程，用于捡垃圾测试IO。与BSDL需要对引脚输入不同，该工程只需要确定时钟输入，然后自动向每个IO发送指定字符串，因此只需要将串口接入任意IO查看输出即可
  ☆16Updated 6 months ago