Alternatives and similar repositories for Ethercat-slave-ip-core

Users that are interested in Ethercat-slave-ip-core are comparing it to the libraries listed below

• suisuisi / jtag
  fpga jtag hardware
  ☆23Updated 2 years ago
• HMLAB / HM-CORE
  Open source zynq platform
  ☆18Updated 7 years ago
• LE-TOM / JTAG-HS3
  xilxin download tools
  ☆53Updated 5 years ago
• DeamonYang / FPGA_USB2.0_DAQ
  基于USB2.0 的数据采集卡
  ☆19Updated 6 years ago
• tom66 / scopy-fpga
  Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware
  ☆74Updated 4 years ago
• dukelec / cdpga
  FPGA core boards / evaluation boards based on CDCTL hardware
  ☆93Updated 3 years ago
• uoyniXnaH / AXL-SKILL
  Cadence Allegro Skills.
  ☆49Updated 6 years ago
• yedk / arm_cortex_m0_xillinx
  基于arm cortex-m0内核的xillinx fpga sopc工程项目
  ☆13Updated 6 years ago
• DreamSourceLab / DSLogic-hdl
  An open source FPGA design for DSLogic
  ☆158Updated 11 years ago
• pbing / FM_Radio
  Simple mono FM Radio.
  ☆48Updated 9 years ago
• TerayTech / TT_Digilent_JTAG_HS2
  用于xilinx平台的简易自制下载器。
  ☆98Updated 5 years ago
• whh5118 / GTOpen
  几楼科技 Cadence Allegro开源项目
  ☆118Updated 5 years ago
• xycfwrj / zynq_axi_ddr_barebone
  minimal code to access ps DDR from PL
  ☆20Updated 5 years ago
• cudnn / USBtoMIPI
  - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA
  ☆12Updated 8 years ago
• BigPig-Bro / Uart_IO_Auto_test
  通用IO测试工程，用于捡垃圾测试IO。与BSDL需要对引脚输入不同，该工程只需要确定时钟输入，然后自动向每个IO发送指定字符串，因此只需要将串口接入任意IO查看输出即可
  ☆12Updated last month
• maxs-well / ad7606-driver-verilog
  AD7606 driver verilog
  ☆44Updated 6 years ago
• uwemeyerbaese / DSP_with_FPGAs_ed3
  DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8
  ☆15Updated 3 years ago
• balmerdx / sdio_linux_fpga
  Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)
  ☆29Updated 5 years ago
• Xilinx / IIoT-EDDP
  The repository contains the design database and documentation for Electric Drives Demonstration Platform
  ☆98Updated 2 years ago
• eleqian / WiDSO
  simple DSO over Wi-Fi
  ☆112Updated 8 years ago
• suisuisi / FPGATechnologyGroup
  FPGA Technology Exchange Group相关文件管理
  ☆49Updated last week
• lulinchen / face_detect_open
  A Voila-Jones face detector hardware implementation
  ☆32Updated 6 years ago
• www-asics-ws / usb2_dev
  USB 2.0 Device IP Core
  ☆68Updated 7 years ago
• suisuisi / FPGAandUSB3.0
  FPGA和USB3.0桥片实现USB3.0通信
  ☆72Updated 3 years ago
• Hello-FPGA / BISS-C
  This is BISS-C FPGA IP and It's Driver Repo
  ☆31Updated last year
• DOUDIU / AXIS-AXI4-AXIS
  This project is designed to delay the output of the video stream in AXI-STREAM format.
  ☆11Updated last year
• whik / cortex_m3_on_xc7a100t
  ☆21Updated 3 years ago
• lapauwThomas / Zynq_winUSB
  WinUSB implementation for the ZYNQ platform (Zybo board)
  ☆26Updated 7 years ago
• mcgodfrey / i2c-eeprom
  Controller for i2c EEPROM chip in Verilog for Mojo FPGA board
  ☆24Updated 9 years ago
• SokolovRV / ModbusRTU
  Modbus block on FPGA
  ☆14Updated 5 years ago