merledu / symbiflow-magicLinks
This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.
☆10Updated 4 years ago
Alternatives and similar repositories for symbiflow-magic
Users that are interested in symbiflow-magic are comparing it to the libraries listed below
Sorting:
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Yosys Plugins☆21Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 3 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- A collection of SPI related cores☆17Updated 7 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Löwe FPGA Board☆12Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- A simple script to build open-source FPGA tools.☆15Updated 5 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 4 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- ☆15Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- LiteX-based gateware for LimeSDR boards.☆13Updated this week
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago