Alternatives and similar repositories for Spice-to-Verilog-Converter

Users that are interested in Spice-to-Verilog-Converter are comparing it to the libraries listed below

• y-t-bot / opensea-instant-outbidder-bidding-bot

  View on GitHub
  Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…
  ☆100Jan 17, 2023Updated 3 years ago
• jinwookjungs / open_design_flow

  View on GitHub
  OpenDesign Flow Database
  ☆17Oct 31, 2018Updated 7 years ago
• YosysHQ / yosys-tests

  View on GitHub
  Collection of test cases for Yosys
  ☆17Jan 4, 2022Updated 4 years ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator

  View on GitHub
  SMT-based-STDCELL-Layout-Generator
  ☆18Sep 30, 2021Updated 4 years ago
• ABKGroup / RosettaStone

  View on GitHub
  ☆33Aug 23, 2022Updated 3 years ago
• laurentc2 / ASAP7_for_KLayout

  View on GitHub
  KLayout technology files for ASAP7 FinFET educational process
  ☆25Feb 5, 2023Updated 3 years ago
• tomahawkins / verilog

  View on GitHub
  A Verilog parser for Haskell.
  ☆36Jul 6, 2021Updated 4 years ago
• jinwookjungs / lefdef_util

  View on GitHub
  A LEF/DEF Utility.
  ☆33Aug 15, 2019Updated 6 years ago
• rettigs / clonaria

  View on GitHub
  A Terraria clone in Python, just for fun
  ☆10Jun 7, 2020Updated 5 years ago
• AsFigo / svck

  View on GitHub
  ☆14May 24, 2025Updated 8 months ago
• shenki / exar-uart-driver

  View on GitHub
  Linux kernel driver for the Exar xr21v141x "vizzini" UART
  ☆10Jul 2, 2015Updated 10 years ago
• phanrahan / mantle

  View on GitHub
  mantle library
  ☆44Dec 20, 2022Updated 3 years ago
• lanl / c2dwave

  View on GitHub
  Translate a subset of C to Verilog
  ☆11May 8, 2019Updated 6 years ago
• iscar-ucm / xdevs

  View on GitHub
  xDEVS: A cross-platform Discrete EVent System simulator
  ☆14Nov 14, 2025Updated 3 months ago
• kristoferB / SP

  View on GitHub
  Sequence Planner
  ☆12Nov 17, 2017Updated 8 years ago
• CoriolisSP / FuzzBtor2

  View on GitHub
  Random Generator of Btor2 Files
  ☆10Sep 2, 2023Updated 2 years ago
• Youssefmdany / RISC-V-Single-Cycle-Processor-Integrated-With-a-Cache-Memory-System-From-RTL-To-GDS

  View on GitHub
  RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS
  ☆11Aug 26, 2024Updated last year
• tzanis-anevlavis / cis2m

  View on GitHub
  Controlled Invariant Sets in Two Moves
  ☆14Dec 21, 2021Updated 4 years ago
• SmnTin / lincheck

  View on GitHub
  A linearizability checker for concurrent data structures
  ☆12Aug 3, 2023Updated 2 years ago
• ChrisBeaumont / oni

  View on GitHub
  Balance Calculator for Oxygen Not Included
  ☆11Jan 4, 2022Updated 4 years ago
• a2k-hanlon / linter-veriloghdl

  View on GitHub
  Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.
  ☆10Jul 12, 2023Updated 2 years ago
• berkeley-abc / mvsis

  View on GitHub
  A copy of the latest version of MVSIS
  ☆12Apr 18, 2021Updated 4 years ago
• aolofsson / POSH

  View on GitHub
  ☆44Jan 26, 2020Updated 6 years ago
• apertus-open-source-cinema / naps

  View on GitHub
  An experiment for building gateware for the axiom micro / beta using amaranth-hdl
  ☆45May 25, 2025Updated 8 months ago
• ByronHsu / FRAIGs

  View on GitHub
  C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.
  ☆10Oct 21, 2020Updated 5 years ago
• YosysHQ / prjtrellis-db

  View on GitHub
  Project Trellis database
  ☆14Sep 15, 2025Updated 5 months ago
• MustafaMelihCan / Custom-1-Channel-EEG-PCB-DSP

  View on GitHub
  A custom single-channel EEG device from PCB design to real-time brainwave visualization. Features analog front-end filtering, STM32 DSP (…
  ☆34Sep 18, 2025Updated 5 months ago
• space-tudelft / cacd

  View on GitHub
  Space CACD
  ☆11Oct 16, 2019Updated 6 years ago
• anujkumarthakur / Rust-tutorial

  View on GitHub
  Introduction Note: This edition of the book is the same as The Rust Programming Language available in print and ebook format from No…
  ☆14Oct 30, 2019Updated 6 years ago
• gokhankici / iodine

  View on GitHub
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆15Mar 29, 2021Updated 4 years ago
• clothbot / Pyvams

  View on GitHub
  Python Verilog-AMS Parser
  ☆12Oct 13, 2015Updated 10 years ago
• cfelton / minnesota

  View on GitHub
  A collection of HDL cores written in MyHDL.
  ☆12Oct 28, 2015Updated 10 years ago
• xobs / spibone

  View on GitHub
  Wishbone bridge over SPI
  ☆11Nov 13, 2019Updated 6 years ago
• antmicro / usb-test-suite-cocotb-usb

  View on GitHub
  ☆10Apr 8, 2021Updated 4 years ago
• haimengzhao / g-qpca

  View on GitHub
  Quantum Principal Component Analysis (QPCA) as a generative model
  ☆14Apr 5, 2022Updated 3 years ago
• ics-jku / epex-formal-rv32-model

  View on GitHub
  A RISC-V RV32 model ready for SMT program synthesis.
  ☆12Jun 23, 2021Updated 4 years ago
• th3r00t / phatgpt

  View on GitHub
  Simple terminal interface for chatgpt
  ☆10Dec 6, 2022Updated 3 years ago
• Obijuan / iceFactory

  View on GitHub
  A Javascript library for generating blocks for the ICEstudio FPGA development environment
  ☆10Jul 31, 2018Updated 7 years ago
• fm-polimi / zot

  View on GitHub
  The ZOT Bounded Model/Satisfiability Checker (previously hosted as zot.googlecode.com)
  ☆10Jan 11, 2021Updated 5 years ago