Spice to Verilog Converter
☆11May 23, 2023Updated 2 years ago
Alternatives and similar repositories for Spice-to-Verilog-Converter
Users that are interested in Spice-to-Verilog-Converter are comparing it to the libraries listed below
Sorting:
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- A custom single-channel EEG device from PCB design to real-time brainwave visualization. Features analog front-end filtering, STM32 DSP (…☆34Sep 18, 2025Updated 6 months ago
- Design of LDO using open source SKY130PDK☆15Aug 24, 2024Updated last year
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Jul 8, 2019Updated 6 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 3 weeks ago
- Tiny Tapeout project build tools + chip integration scripts☆30Mar 13, 2026Updated last week
- TinyTapeout-02 submission repository☆28Mar 27, 2024Updated last year
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Nov 10, 2024Updated last year
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆30Oct 28, 2024Updated last year
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 5 months ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- Project Trellis database☆14Sep 15, 2025Updated 6 months ago
- ☆33Aug 23, 2022Updated 3 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- A mirror of http://mayhewlabs.com/webGerber/☆13Oct 7, 2019Updated 6 years ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- ☆16Jan 25, 2026Updated last month
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- Linux kernel driver for the Exar xr21v141x "vizzini" UART☆10Jul 2, 2015Updated 10 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- ☆13Mar 11, 2026Updated last week
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Balance Calculator for Oxygen Not Included☆11Jan 4, 2022Updated 4 years ago
- GNU make jobserver and client for e.g. shell scripts☆16Jul 19, 2022Updated 3 years ago