Alternatives and similar repositories for mera

Users that are interested in mera are comparing it to the libraries listed below

• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆86Updated 2 years ago
• Xilinx / logicnets
  ☆93Updated 11 months ago
• IAMAl / ML-Hardware-Collections
  News and Paper Collections for Machine Learning Hardware
  ☆22Updated last year
• Edgecortix-Inc / mera-tvm-public
  EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…
  ☆11Updated last year
• riscv-admin / ai-ml
  AI-ML-NLP Task Group
  ☆13Updated last year
• hngenc / systolic-array
  A DSL for Systolic Arrays
  ☆79Updated 6 years ago
• Xilinx / mlir-air
  ☆97Updated last week
• makslevental / openhls
  PyTorch model to RTL flow for low latency inference
  ☆126Updated last year
• pulp-platform / stream-ebpc
  Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…
  ☆24Updated 4 years ago
• DreamIP / haddoc2
  Caffe to VHDL
  ☆67Updated 4 years ago
• pulp-platform / Deeploy
  DNN Compiler for Heterogeneous SoCs
  ☆36Updated this week
• sharc-lab / FPGA_ECE8893
  ☆35Updated last month
• Xilinx / Kria-PYNQ
  PYNQ support and examples for Kria SOMs
  ☆107Updated 8 months ago
• hossein1387 / BARVINN
  BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/
  ☆87Updated 4 months ago
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆154Updated 5 months ago
• gvsoc / gvsoc
  ☆19Updated this week
• AlexMontgomerie / fpgaconvnet-model
  Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.
  ☆29Updated 6 months ago
• UCLA-VAST / FlexCNN
  ☆71Updated 2 years ago
• NNgen / nngen
  NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
  ☆350Updated last year
• HirokiNakahara / FPGA_lecture
  Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.
  ☆28Updated 4 years ago
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆77Updated this week
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆158Updated 6 months ago
• thousrm / universal_NPU-CNN_accelerator
  hardware design of universal NPU(CNN accelerator) for various convolution neural network
  ☆120Updated 2 months ago
• awai54st / LUTNet
  ☆57Updated 5 years ago
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆46Updated 2 months ago
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆52Updated 5 years ago
• hlslibs / ac_ml
  Algorithmic C Machine Learning Library
  ☆23Updated 5 months ago
• pulp-platform / redmule
  ☆61Updated this week
• pulp-platform / occamy
  A high-efficiency system-on-chip for floating-point compute workloads.
  ☆31Updated 4 months ago
• natu4u / GSOC_TensorCore
  TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
  ☆21Updated 3 years ago