Edgecortix-Inc / meraLinks
A Heterogeneous Platform Deep Learning Compiler Framework from EdgeCortix
☆34Updated last year
Alternatives and similar repositories for mera
Users that are interested in mera are comparing it to the libraries listed below
Sorting:
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- News and Paper Collections for Machine Learning Hardware☆22Updated 2 months ago
- ☆37Updated 3 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆32Updated 2 weeks ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆93Updated 6 months ago
- ☆89Updated 2 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆360Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆91Updated 4 months ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Updated 5 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆40Updated 2 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆69Updated 6 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- AI-ML-NLP Task Group☆13Updated 2 years ago
- A floating-point matrix multiplication implemented in hardware☆32Updated 5 years ago
- CGRA framework with vectorization support.☆43Updated 2 weeks ago
- EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…☆11Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆62Updated 7 months ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- ☆40Updated last year
- ☆37Updated 2 weeks ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- System Verilog code describing a fully combinational binarized neural network.☆34Updated 7 years ago
- ☆90Updated last week
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆82Updated last year
- PACoGen: Posit Arithmetic Core Generator☆76Updated 6 years ago
- ☆15Updated 4 years ago
- The Riallto Open Source Project from AMD☆84Updated 10 months ago