Edgecortix-Inc / mera
A Heterogeneous Platform Deep Learning Compiler Framework from EdgeCortix
☆30Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for mera
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆81Updated last year
- EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…☆12Updated 11 months ago
- PyTorch model to RTL flow for low latency inference☆121Updated 8 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆64Updated this week
- News and Paper Collections for Machine Learning Hardware☆22Updated 6 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆79Updated 3 months ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆44Updated 5 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆24Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆52Updated 2 weeks ago
- Caffe to VHDL☆66Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆48Updated 4 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆109Updated 3 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- RISC-V Matrix Specification☆15Updated 2 months ago
- ☆16Updated 5 years ago
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- ☆83Updated 5 months ago
- ☆30Updated 2 months ago
- Floating point modules for CHISEL☆28Updated 10 years ago
- A DSL for Systolic Arrays☆78Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- ☆15Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆85Updated last year
- ☆37Updated 5 years ago