tum-ei-eda / utvm_staticrt_codegen
This project contains a code generator that produces static C NN inference deployment code targeting tiny micro-controllers (TinyML) as replacement for other µTVM runtimes. This tools generates a runtime, which statically executes the compiled model. This reduces the overhead in terms of code size and execution time compared to having a dynamic …
☆29Updated 3 years ago
Alternatives and similar repositories for utvm_staticrt_codegen
Users that are interested in utvm_staticrt_codegen are comparing it to the libraries listed below
Sorting:
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆78Updated 2 months ago
- Example for running IREE in a bare-metal Arm environment.☆33Updated 2 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated this week
- ☆97Updated last week
- ☆30Updated 2 years ago
- ☆29Updated 4 years ago
- Driver stack (including user space libraries, kernel module and firmware) for the Arm® Ethos™-N NPU☆66Updated last month
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆86Updated 2 years ago
- Sandbox for TVM and playing around!☆22Updated 2 years ago
- Conversions to MLIR EmitC☆128Updated 5 months ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Small set of gdb commands for useful tasks in tvm☆22Updated 2 weeks ago
- A translator from c to MLIR☆28Updated 3 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]☆34Updated 4 years ago
- ☆81Updated 3 months ago
- ☆91Updated last year
- This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.☆16Updated 10 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆100Updated 2 years ago
- An MLIR-based toy DL compiler for TVM Relay.☆58Updated 2 years ago
- ☆25Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- ☆44Updated 5 years ago
- ☆81Updated last year
- An optimized neural network operator library for chips base on Xuantie CPU.☆89Updated 10 months ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆42Updated last month
- A scalable High-Level Synthesis framework on MLIR☆258Updated last year
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated 10 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆110Updated last year