tum-ei-eda / utvm_staticrt_codegenLinks
This project contains a code generator that produces static C NN inference deployment code targeting tiny micro-controllers (TinyML) as replacement for other µTVM runtimes. This tools generates a runtime, which statically executes the compiled model. This reduces the overhead in terms of code size and execution time compared to having a dynamic …
☆30Updated 4 years ago
Alternatives and similar repositories for utvm_staticrt_codegen
Users that are interested in utvm_staticrt_codegen are comparing it to the libraries listed below
Sorting:
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆86Updated last month
- ☆32Updated 2 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated this week
- Example for running IREE in a bare-metal Arm environment.☆40Updated 2 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]☆35Updated 4 years ago
- ☆107Updated this week
- ☆85Updated last year
- IREE plugin repository for the AMD AIE accelerator☆107Updated last week
- Conversions to MLIR EmitC☆133Updated 9 months ago
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆88Updated 2 months ago
- ☆29Updated 4 years ago
- ☆14Updated 4 years ago
- Driver stack (including user space libraries, kernel module and firmware) for the Arm® Ethos™-N NPU☆64Updated 6 months ago
- ☆38Updated last year
- An optimized neural network operator library for chips base on Xuantie CPU.☆93Updated last year
- ☆61Updated this week
- A translator from c to MLIR☆28Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- ☆46Updated 5 years ago
- This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.☆18Updated last month
- ☆97Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆48Updated last week
- ☆35Updated 6 months ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆130Updated last week
- RiVEC Bencmark Suite☆123Updated 10 months ago
- Compass Apache TVM is enhanced based on the Apache TVM for wide range of Neural Network (NN) models quick support, optimization and heter…☆20Updated 4 months ago
- ☆82Updated 8 months ago