Edgecortix-Inc / mera-tvm-publicLinks
EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler stack for cpu, gpu and specialized accelerators
☆11Updated last year
Alternatives and similar repositories for mera-tvm-public
Users that are interested in mera-tvm-public are comparing it to the libraries listed below
Sorting:
- ☆37Updated 3 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆12Updated 5 years ago
- News and Paper Collections for Machine Learning Hardware☆22Updated 2 weeks ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆146Updated 5 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 6 years ago
- ☆23Updated 4 years ago
- Compass Apache TVM is enhanced based on the Apache TVM for wide range of Neural Network (NN) models quick support, optimization and heter…☆20Updated last month
- ☆14Updated 5 years ago
- A Heterogeneous Platform Deep Learning Compiler Framework from EdgeCortix☆33Updated last year
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Updated 3 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Updated 11 months ago
- HLS branch of Halide☆79Updated 7 years ago
- Caffe to VHDL☆68Updated 5 years ago
- CNN Accelerator for Zynq☆13Updated 5 years ago
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- ☆33Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆165Updated 3 years ago
- TQT's pytorch implementation.☆21Updated 4 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- NEural Minimizer for pytOrch☆47Updated last year
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆18Updated 5 years ago
- ☆20Updated 3 years ago
- FPGA version of Rodinia in HLS C/C++☆40Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆17Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- ☆39Updated 8 years ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago