EECS150 / fpga_labs_sp21Links
☆10Updated 4 years ago
Alternatives and similar repositories for fpga_labs_sp21
Users that are interested in fpga_labs_sp21 are comparing it to the libraries listed below
Sorting:
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆10Updated 2 years ago
- ☆12Updated 7 months ago
- ☆174Updated 2 weeks ago
- Marginally better than redstone☆99Updated 4 years ago
- PYNQ support and examples for Kria SOMs☆109Updated 10 months ago
- ☆193Updated last year
- Linux capable RISC-V SoC designed to be readable and useful.☆148Updated last month
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆147Updated 3 weeks ago
- 2D Systolic Array Multiplier☆16Updated last year
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆130Updated 5 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆136Updated 3 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆133Updated 3 weeks ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆111Updated 4 years ago
- 10Gb Ethernet Switch☆220Updated 2 months ago
- Basic RISC-V Test SoC☆132Updated 6 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆35Updated last year
- A teaching-focused RISC-V CPU design used at UC Davis☆148Updated 2 years ago
- Recipe for FPGA cooking☆299Updated 9 months ago
- RISC-V Integration for PYNQ☆174Updated 5 years ago
- ☆210Updated last week
- Verilog for ASIC Design☆28Updated 3 years ago
- A basic GPU for altera FPGAs☆75Updated 5 years ago
- Tang Mega 138K Pro examples☆70Updated 2 months ago
- ☆28Updated 5 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 7 months ago
- A simple, basic, formally verified UART controller☆305Updated last year
- Small-scale Tensor Processing Unit built on an FPGA☆191Updated 5 years ago