TiNredmc / OpeniCELink
Open source firmware for iCELink on iCESugar nano FPGA dev board.
☆11Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for OpeniCELink
- KiCad PCB project of Logic Analyzer☆29Updated 3 years ago
- Track Length Calculator☆22Updated 7 months ago
- FPGA based WiFi Intrusion detection system☆12Updated last month
- fpga co-processor for faster SWD programming☆16Updated 7 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆77Updated 3 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆29Updated 6 months ago
- Load bitstream to AG1K series FPGA using CH552☆12Updated 3 years ago
- ☆22Updated 4 years ago
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆27Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 3 years ago
- WCH CH569 SerDes Reverse Engineering☆25Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆24Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Notes for Colorlight-5A-75B.☆43Updated 4 years ago
- SDK sch&layout reference design and datasheet documention☆53Updated 9 months ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- Open source Logic Analyzer based on LiteX SoC☆24Updated 2 months ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆22Updated last year
- AGM bitstream utilities and decoded files from Supra☆40Updated 7 months ago
- a PCB that turns the Colorlight 5A-75B into an easy to use development FPGA platform for cheap☆18Updated last year
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆40Updated last year
- USB-Blaster instance on CH55x MCU.☆45Updated 5 years ago
- ☆43Updated last year
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆79Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆27Updated last year
- It started as some general experiments with RF stuff and gradually evolved into a (severely limited) spectrum analyzer.☆38Updated 5 years ago
- PMOD boards for ULX3S☆40Updated last year