☆102Aug 31, 2021Updated 5 years ago
Alternatives and similar repositories for Basys3
Users that are interested in Basys3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- "The Drop" ASIC 640x480 60Hz audio visual demo☆14Feb 11, 2026Updated 6 months ago
- XUP Basys3 Boards' LIBs and Projects☆30Apr 25, 2017Updated 9 years ago
- ☆19Jul 17, 2020Updated 6 years ago
- my rc files☆12Mar 16, 2016Updated 10 years ago
- ☆18Jul 28, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆22Jul 16, 2020Updated 6 years ago
- VHDL example code☆18Feb 8, 2013Updated 13 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- Verilog HDL files☆188Updated this week
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆19May 17, 2020Updated 6 years ago
- Grazyna the polish irc bot☆11Jul 6, 2022Updated 4 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 5 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Jul 16, 2020Updated 6 years ago
- ☆14Jul 17, 2020Updated 6 years ago
- ☆11Jul 16, 2020Updated 6 years ago
- A collection of Master XDC files for Digilent FPGA and Zynq boards.☆703Nov 12, 2024Updated last year
- Procedurally generated maps for Hex Empire☆12Aug 9, 2026Updated 3 weeks ago
- An Simple Pyrogram Telegram Bot.pluggable Telegram Bot based on Pyrogram☆10May 3, 2021Updated 5 years ago
- A Python 3 C++ extension to simplify development using USRP software-defined radios.☆12Mar 16, 2026Updated 5 months ago
- Blink demo for GOWIN FPGA dev kit DK-START-GW1N4☆12Oct 8, 2018Updated 7 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆244May 20, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Numeric keypad implemented for Pro Micro using Arduino IDE☆16Mar 22, 2016Updated 10 years ago
- SCU Firmware (based on Chromium EC) for embedded USRP Devices. Report issues on the UHD repository!☆15Jul 31, 2026Updated last month
- quantifying of needle visibility and echogenicity in ultrasound images☆11Jan 18, 2019Updated 7 years ago
- ☆14Mar 12, 2021Updated 5 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- ☆12Apr 4, 2025Updated last year
- ☆14Jul 17, 2023Updated 3 years ago
- dtmb☆18Apr 3, 2015Updated 11 years ago
- RPython by Example (RPyBE) is a collection of runnable examples that illustrate various RPython concepts and libraries.☆17May 25, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Learn how to pwn badly written programs☆15Sep 18, 2018Updated 7 years ago
- ☆12Sep 22, 2021Updated 4 years ago
- Solving Advent of Code 2017 puzzles in a different language every day☆11Mar 23, 2018Updated 8 years ago
- ☆14Jul 17, 2020Updated 6 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- ☆20Jul 21, 2020Updated 6 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago