Alternatives and similar repositories for Basys3

Users that are interested in Basys3 are comparing it to the libraries listed below

• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆148Updated 3 years ago
• Digilent / vivado-boards
  ☆456Updated 3 weeks ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆123Updated 6 years ago
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆342Updated 2 years ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆278Updated 11 months ago
• jakubcabal / uart-for-fpga
  Simple UART controller for FPGA written in VHDL
  ☆100Updated 4 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆309Updated last year
• xesscorp / VHDL_Lib
  Library of VHDL components that are useful in larger designs.
  ☆236Updated last year
• HDLForBeginners / Examples
  ☆98Updated last year
• FPGAwars / FPGA-peripherals
  Collection of open-source peripherals in Verilog
  ☆179Updated 3 years ago
• robertofem / CycloneVSoC-examples
  Examples using the Cyclone V SoC chip
  ☆107Updated 6 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆145Updated 10 years ago
• Digilent / digilent-vivado-scripts
  ☆69Updated 3 weeks ago
• jamieiles / uart
  Verilog UART
  ☆178Updated 12 years ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆512Updated 2 years ago
• Xilinx / XilinxBoardStore
  ☆290Updated this week
• drichmond / RISC-V-On-PYNQ
  RISC-V Integration for PYNQ
  ☆174Updated 6 years ago
• ZipCPU / cordic
  A series of CORDIC related projects
  ☆110Updated 9 months ago
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆110Updated last year
• PulseRain / Reindeer
  PulseRain Reindeer - RISCV RV32I[M] Soft CPU
  ☆128Updated 5 years ago
• ZipCPU / vgasim
  A Video display simulator
  ☆171Updated 2 months ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆159Updated 4 months ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆140Updated 6 years ago
• merldsu / RISCV_Single_Cycle_Core
  This repository contains the design files of RISC-V Single Cycle Core
  ☆52Updated last year
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆276Updated last year
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆604Updated 9 months ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆235Updated last year
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆193Updated 3 years ago
• ATaylorCEngFIET / MicroZed-Chronicles
  Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog
  ☆195Updated 6 years ago
• SpinalHDL / SpinalWorkshop
  Labs to learn SpinalHDL
  ☆150Updated last year