Alternatives and similar repositories for Basys3

Users that are interested in Basys3 are comparing it to the libraries listed below

• Digilent / vivado-boards
  ☆475Updated 5 months ago
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆168Updated 4 years ago
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆350Updated 3 years ago
• HDLForBeginners / Examples
  ☆114Updated 2 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆133Updated 7 years ago
• jakubcabal / spi-fpga
  SPI master and SPI slave for FPGA written in VHDL
  ☆180Updated 4 years ago
• PulseRain / Reindeer
  PulseRain Reindeer - RISCV RV32I[M] Soft CPU
  ☆128Updated 6 years ago
• FPGAwars / FPGA-peripherals
  Collection of open-source peripherals in Verilog
  ☆183Updated 3 years ago
• drichmond / RISC-V-On-PYNQ
  RISC-V Integration for PYNQ
  ☆179Updated 6 years ago
• ATaylorCEngFIET / Hackster
  Files used with hackster examples
  ☆148Updated 5 years ago
• cebarnes / cordic
  An implementation of the CORDIC algorithm in Verilog.
  ☆105Updated 7 years ago
• Digilent / digilent-vivado-scripts
  ☆69Updated 4 months ago
• Xilinx / XilinxBoardStore
  ☆306Updated this week
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆639Updated last year
• jamieiles / uart
  Verilog UART
  ☆187Updated 12 years ago
• xesscorp / VHDL_Lib
  Library of VHDL components that are useful in larger designs.
  ☆239Updated 2 years ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆162Updated 6 years ago
• Xilinx / Embedded-Design-Tutorials
  ☆153Updated last week
• ZipCPU / vgasim
  A Video display simulator
  ☆174Updated 7 months ago
• Avnet / bdf
  Avnet Board Definition Files
  ☆138Updated 3 months ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆81Updated 6 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆318Updated last year
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆550Updated 2 years ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆243Updated last year
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆283Updated last year
• risclite / verilog-divider
  a super-simple pipelined verilog divider. flexible to define stages
  ☆60Updated 6 years ago
• Digilent / ZYBO
  ☆65Updated 8 years ago
• xupgit / FPGA-Design-Flow-using-Vivado
  This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite
  ☆103Updated 6 years ago
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆111Updated last year
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆161Updated 3 years ago