Alternatives and similar repositories for Basys3:

Users that are interested in Basys3 are comparing it to the libraries listed below

• Digilent / vivado-boards
  ☆419Updated last month
• HDLForBeginners / Examples
  ☆86Updated last year
• FPGAwars / FPGA-peripherals
  Collection of open-source peripherals in Verilog
  ☆173Updated 2 years ago
• jamieiles / uart
  Verilog UART
  ☆139Updated 11 years ago
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆119Updated 3 years ago
• drichmond / RISC-V-On-PYNQ
  RISC-V Integration for PYNQ
  ☆168Updated 5 years ago
• westonb / OV7670-Verilog
  Verilog modules required to get the OV7670 camera working
  ☆65Updated 6 years ago
• xupgit / FPGA-Design-Flow-using-Vivado
  This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite
  ☆100Updated 5 years ago
• xupgit / Basys3
  XUP Basys3 Boards' LIBs and Projects
  ☆27Updated 7 years ago
• Digilent / digilent-vivado-scripts
  ☆65Updated 7 months ago
• onchipuis / mriscv
  A 32-bit Microcontroller featuring a RISC-V core
  ☆148Updated 6 years ago
• freecores / verilog_fixed_point_math_library
  Fixed Point Math Library for Verilog
  ☆124Updated 10 years ago
• xesscorp / VHDL_Lib
  Library of VHDL components that are useful in larger designs.
  ☆231Updated last year
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆288Updated last year
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆126Updated 2 years ago
• Xilinx / XilinxBoardStore
  ☆274Updated last week
• Xilinx / Kria-PYNQ
  PYNQ support and examples for Kria SOMs
  ☆101Updated 6 months ago
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆143Updated 2 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆108Updated 6 years ago
• cebarnes / cordic
  An implementation of the CORDIC algorithm in Verilog.
  ☆87Updated 6 years ago
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆191Updated 2 weeks ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆270Updated last year
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆125Updated last year
• Architech-Silica / Designing-a-Custom-AXI-Slave-Peripheral
  A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools
  ☆40Updated 6 years ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆385Updated this week
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆66Updated 2 months ago
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆117Updated 4 years ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆112Updated 5 years ago
• Xilinx / Embedded-Design-Tutorials
  ☆121Updated last month
• gtaylormb / ultra96v2_imx219_to_displayport
  Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL
  ☆69Updated 3 years ago