All code found on nandland is here. underconstruction.gif
☆371Aug 21, 2022Updated 3 years ago
Alternatives and similar repositories for nandland
Users that are interested in nandland are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI Master for FPGA - VHDL and Verilog☆341Aug 22, 2023Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆231May 11, 2024Updated 2 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆773Jan 28, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Multi-platform nightly builds of open source digital design and verification tools☆1,510Jun 3, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,539Nov 18, 2025Updated 6 months ago
- The Nand2tetris course, using icestudio for building hardware on Opensource FPGAs from the begining☆37Jun 11, 2024Updated last year
- ☆25Aug 1, 2021Updated 4 years ago
- TinyTapeout-01 submission repo☆32Nov 28, 2022Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,686Updated this week
- VHDL-2008 Support Library☆62Oct 11, 2016Updated 9 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,171Feb 26, 2026Updated 3 months ago
- Playground for VGA projects on Tiny Tapeout☆76May 9, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Simple table tennis game implemented in Verilog for the DE0-Nano☆13Sep 27, 2019Updated 6 years ago
- Spins of Grant Searle's MultiComp project on various hardware☆77May 31, 2023Updated 3 years ago
- Yosys Open SYnthesis Suite☆4,513Updated this week
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated last year
- A list of resources related to the open-source FPGA projects☆458Nov 26, 2022Updated 3 years ago
- Universal utility for programming FPGA☆1,643Updated this week
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆262Apr 25, 2026Updated last month
- Open source ecosystem for open FPGA boards☆987Updated this week
- ☆18Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- VHDL 2008/93/87 simulator☆2,827Jun 2, 2026Updated last week
- ☆10May 16, 2026Updated 3 weeks ago
- An Open-source FPGA IP Generator☆1,111Updated this week
- Verilog I2C interface for FPGA implementation☆701Feb 27, 2025Updated last year
- Build your hardware, easily!☆3,912Jun 3, 2026Updated last week
- Visual editor for open FPGA boards☆1,912May 28, 2026Updated last week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆621Mar 15, 2018Updated 8 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆162May 24, 2026Updated 2 weeks ago
- A simple implementation of a UART modem in Verilog.☆185Nov 10, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- Blinking Led Project☆10Aug 29, 2023Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,811Feb 19, 2026Updated 3 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- A simple Z80 monitor for use over a 6550 UART☆20Sep 15, 2018Updated 7 years ago
- A pocket-sized digital lock-in amplifier☆38Sep 29, 2023Updated 2 years ago