All code found on nandland is here. underconstruction.gif
☆374Aug 21, 2022Updated 3 years ago
Alternatives and similar repositories for nandland
Users that are interested in nandland are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI Master for FPGA - VHDL and Verilog☆341Aug 22, 2023Updated 2 years ago
- Verilog and VHDL for book☆166Nov 21, 2023Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆232May 11, 2024Updated 2 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆779Jan 28, 2026Updated 5 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,554Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,559Nov 18, 2025Updated 7 months ago
- The Nand2tetris course, using icestudio for building hardware on Opensource FPGAs from the begining☆37Jun 11, 2024Updated 2 years ago
- ☆25Aug 1, 2021Updated 4 years ago
- TinyTapeout-01 submission repo☆32Nov 28, 2022Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,699Jun 21, 2026Updated last week
- VHDL-2008 Support Library☆62Oct 11, 2016Updated 9 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,174Feb 26, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Playground for VGA projects on Tiny Tapeout☆76May 9, 2026Updated last month
- Simple table tennis game implemented in Verilog for the DE0-Nano☆13Sep 27, 2019Updated 6 years ago
- Spins of Grant Searle's MultiComp project on various hardware☆77May 31, 2023Updated 3 years ago
- Yosys Open SYnthesis Suite☆4,553Updated this week
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated last year
- A list of resources related to the open-source FPGA projects☆460Nov 26, 2022Updated 3 years ago
- Universal utility for programming FPGA☆1,664Updated this week
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆263Apr 25, 2026Updated 2 months ago
- Open source ecosystem for open FPGA boards☆990Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆18Jun 23, 2026Updated last week
- VHDL 2008/93/87 simulator☆2,836Jun 23, 2026Updated last week
- ☆10May 16, 2026Updated last month
- An Open-source FPGA IP Generator☆1,118Updated this week
- Verilog I2C interface for FPGA implementation☆705Feb 27, 2025Updated last year
- Build your hardware, easily!☆3,969Updated this week
- Visual editor for open FPGA boards☆1,914May 28, 2026Updated last month
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆625Mar 15, 2018Updated 8 years ago
- The Demo that was presented at FCCM.☆16Aug 16, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository contains small example designs that can be used with the open source icestorm flow.☆162May 24, 2026Updated last month
- A simple implementation of a UART modem in Verilog.☆187Nov 10, 2021Updated 4 years ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- Blinking Led Project☆10Aug 29, 2023Updated 2 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- SERV - The SErial RISC-V CPU☆1,822Jun 17, 2026Updated last week
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 3 years ago