ChenJianyunp / Hardware-Zstd-Compression-UnitLinks
☆38Updated 4 years ago
Alternatives and similar repositories for Hardware-Zstd-Compression-Unit
Users that are interested in Hardware-Zstd-Compression-Unit are comparing it to the libraries listed below
Sorting:
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- pcie-bench code for NetFPGA/VCU709 cards☆42Updated 7 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- FPGA implementation of deflate (de)compress RFC 1950/1951☆63Updated 6 years ago
- A Synthesizable implementation of H.264 Video Decoding☆33Updated 9 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆170Updated last week
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago
- OmniXtend cache coherence protocol☆82Updated 6 months ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Updated 3 years ago
- NVMe Controller featuring Hardware Acceleration☆99Updated 4 years ago
- ☆89Updated last week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- ☆70Updated 4 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated 3 weeks ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Updated 7 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆205Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 3 weeks ago
- Simple runtime for Pulp platforms☆49Updated last month
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆15Updated 5 years ago
- An open-source UCIe controller implementation☆79Updated last week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago