ChenJianyunp / Hardware-Zstd-Compression-UnitLinks
☆38Updated 4 years ago
Alternatives and similar repositories for Hardware-Zstd-Compression-Unit
Users that are interested in Hardware-Zstd-Compression-Unit are comparing it to the libraries listed below
Sorting:
- ☆67Updated 4 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆72Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 10 months ago
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆83Updated 3 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 7 years ago
- NVMe Controller featuring Hardware Acceleration☆95Updated 4 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- A Synthesizable implementation of H.264 Video Decoding☆33Updated 9 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated 2 weeks ago
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆41Updated 7 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- FastPath_MP: An FPGA-based multi-path architecture for direct access from FPGA to NVMe SSD☆36Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Updated 2 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- Distributed Accelerator OS☆64Updated 3 years ago
- FPGA implementation of deflate (de)compress RFC 1950/1951☆63Updated 6 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆49Updated 4 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆33Updated last year