adsc-hls / synthesizable_h264Links
A Synthesizable implementation of H.264 Video Decoding
☆32Updated 9 years ago
Alternatives and similar repositories for synthesizable_h264
Users that are interested in synthesizable_h264 are comparing it to the libraries listed below
Sorting:
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- ☆58Updated 4 years ago
- PCI Express controller model☆57Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Ethernet switch implementation written in Verilog☆47Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- ☆36Updated 6 years ago
- JPEG Encoder Verilog☆76Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆71Updated 3 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆25Updated 3 years ago
- FPGA implementation of deflate (de)compress RFC 1950/1951☆61Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- ☆49Updated 6 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆32Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆101Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago