A Synthesizable implementation of H.264 Video Decoding
☆41Mar 2, 2016Updated 10 years ago
Alternatives and similar repositories for synthesizable_h264
Users that are interested in synthesizable_h264 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆85Sep 2, 2021Updated 5 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- An FPGA-CPU co-design framework for accelerating software NFs (Network Functions) with Intel DPDK☆13May 27, 2020Updated 6 years ago
- ☆25Mar 19, 2021Updated 5 years ago
- A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs b…☆325May 16, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A hardware synthesis framework with multi-level paradigm☆45Jan 10, 2025Updated last year
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆28Oct 4, 2021Updated 4 years ago
- ☆12Sep 25, 2024Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆29Jun 18, 2020Updated 6 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Jan 30, 2014Updated 12 years ago
- ☆16Aug 26, 2025Updated last year
- Speed radar built from the STM32L476-Discovery board and a Doppler motion detector☆45Feb 10, 2016Updated 10 years ago
- ReconOS operating system version 3☆15Jan 30, 2017Updated 9 years ago
- C/C++ preprocessor.☆14Jan 21, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Optimised VC-2 HQ Profile Decoder Library☆13Jun 16, 2020Updated 6 years ago
- ☆10Feb 22, 2023Updated 3 years ago
- Vivado HLS study notes, courses, documents.☆13Dec 7, 2019Updated 6 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- Hardware-based VMAF☆11Aug 29, 2025Updated last year
- ☆13Apr 24, 2015Updated 11 years ago
- Memory Benchmark for OpenCL-supported Intel FPGAs☆12Dec 25, 2023Updated 2 years ago
- ☆19Aug 20, 2026Updated last week
- ☆16Oct 17, 2015Updated 10 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆16Jan 25, 2026Updated 7 months ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆50Nov 12, 2024Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Updated this week
- ☆12Jan 21, 2021Updated 5 years ago
- ☆13Mar 27, 2019Updated 7 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 9 years ago
- ☆52Mar 31, 2026Updated 5 months ago
- APB Logic☆29Aug 6, 2026Updated 3 weeks ago
- Top-level repository for the ACT EDA flow☆43Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Optimised VC-2 HQ Profile Encoder Library☆14Apr 8, 2021Updated 5 years ago
- Reverse-Engineering of the NABU PC's Network Adapter, one of the first cable data modems.☆12Mar 28, 2024Updated 2 years ago
- A Haiku Vector Icon Format library for Haskell☆13Jan 29, 2018Updated 8 years ago
- An Arduino WiFi Shield based around the Espressif ESP8266 WiFi SoC.☆14Sep 15, 2015Updated 10 years ago
- ☆17Feb 28, 2022Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Implementation of a subset of CBP of h.264 encoder☆53Jun 30, 2017Updated 9 years ago