A Synthesizable implementation of H.264 Video Decoding
☆36Mar 2, 2016Updated 10 years ago
Alternatives and similar repositories for synthesizable_h264
Users that are interested in synthesizable_h264 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆83Sep 2, 2021Updated 4 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- An FPGA-CPU co-design framework for accelerating software NFs (Network Functions) with Intel DPDK☆12May 27, 2020Updated 5 years ago
- ☆25Mar 19, 2021Updated 5 years ago
- A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs b…☆320May 16, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Examples of how to use features of the Boost Graph Library. This repository is a staging area while the examples are prepared to be moved…☆15Feb 5, 2012Updated 14 years ago
- High performance embedded systems for stereoscopic vision☆11Jul 23, 2019Updated 6 years ago
- Simple YCbCr-Viewer (YUV-player) with many features☆37May 13, 2013Updated 12 years ago
- ☆12Sep 25, 2024Updated last year
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆28Oct 4, 2021Updated 4 years ago
- Extracts NAL units from H.264 bitstreams and decodes their type and content☆76Mar 22, 2026Updated last week
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Jan 30, 2014Updated 12 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Optimised VC-2 HQ Profile Decoder Library☆13Jun 16, 2020Updated 5 years ago
- C/C++ preprocessor.☆14Jan 21, 2025Updated last year
- 海思3559A开发☆14Jan 20, 2020Updated 6 years ago
- ☆10Feb 22, 2023Updated 3 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- Memory Benchmark for OpenCL-supported Intel FPGAs☆11Dec 25, 2023Updated 2 years ago
- Set of OpenCL microbenchmarks☆29Nov 19, 2025Updated 4 months ago
- Hardware-based VMAF☆11Aug 29, 2025Updated 7 months ago
- Optimised VC-2 HQ Profile Encoder Library☆14Apr 8, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆19Nov 12, 2025Updated 4 months ago
- ☆12May 20, 2021Updated 4 years ago
- The FCUDA CUDA-to-RTL compiler☆21Jul 1, 2016Updated 9 years ago
- ☆28Nov 21, 2018Updated 7 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆50Nov 12, 2024Updated last year
- ☆11Jan 21, 2021Updated 5 years ago
- STUN and TURN library☆44Oct 31, 2018Updated 7 years ago
- Code for blog post "{n} times faster than C, where n = 128"☆11Jul 20, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RedEye is a vision sensor designed to execute early stages of a deep convolutional neural network (ConvNet) in the analog domain. This re…☆14Dec 16, 2016Updated 9 years ago
- ☆16Oct 17, 2015Updated 10 years ago
- ☆16Jan 25, 2026Updated 2 months ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- ☆47Feb 26, 2026Updated last month
- ☆13Mar 27, 2019Updated 7 years ago
- Official Intel SOCFPGA Arm-TF repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…☆18Updated this week