A Synthesizable implementation of H.264 Video Decoding
☆41Mar 2, 2016Updated 10 years ago
Alternatives and similar repositories for synthesizable_h264
Users that are interested in synthesizable_h264 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆85Sep 2, 2021Updated 4 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- An FPGA-CPU co-design framework for accelerating software NFs (Network Functions) with Intel DPDK☆13May 27, 2020Updated 6 years ago
- ☆25Mar 19, 2021Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆45Jan 10, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- High performance embedded systems for stereoscopic vision☆11Jul 23, 2019Updated 6 years ago
- ifx-wireless-drivers☆17Jun 12, 2026Updated last month
- ☆12Sep 25, 2024Updated last year
- A video player for Android, allowing Subjective Quality Assessment☆13Jan 15, 2026Updated 6 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆29Jun 18, 2020Updated 6 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Jan 30, 2014Updated 12 years ago
- ☆16Aug 26, 2025Updated 10 months ago
- ☆11Apr 9, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ReconOS operating system version 3☆15Jan 30, 2017Updated 9 years ago
- Optimised VC-2 HQ Profile Decoder Library☆13Jun 16, 2020Updated 6 years ago
- Examples of how to use features of the Boost Graph Library. This repository is a staging area while the examples are prepared to be moved…☆15Feb 5, 2012Updated 14 years ago
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- ☆17Jul 10, 2026Updated last week
- Hardware-based VMAF☆11Aug 29, 2025Updated 10 months ago
- Memory Benchmark for OpenCL-supported Intel FPGAs☆12Dec 25, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year
- ☆17Jul 6, 2026Updated 2 weeks ago
- ☆16Oct 17, 2015Updated 10 years ago
- ☆16Jan 25, 2026Updated 5 months ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- ☆12May 20, 2021Updated 5 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆50Nov 12, 2024Updated last year
- ☆29Nov 21, 2018Updated 7 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Jul 10, 2026Updated last week
- ☆11Jan 21, 2021Updated 5 years ago
- ☆13Mar 27, 2019Updated 7 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- Optimised VC-2 HQ Profile Encoder Library☆14Apr 8, 2021Updated 5 years ago
- APB Logic☆26Jul 2, 2026Updated 2 weeks ago
- Top-level repository for the ACT EDA flow☆40Updated this week