Cerebras / ispd2021
This the contains the test examples and validator tool for the ISPD2021 Wafer-Scale Physics Modeling contest.
☆18Updated 4 years ago
Alternatives and similar repositories for ispd2021:
Users that are interested in ispd2021 are comparing it to the libraries listed below
- ☆29Updated 4 years ago
- ☆20Updated 5 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago
- GPU-based logic synthesis tool☆81Updated 8 months ago
- DATC RDF☆49Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆52Updated 4 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆101Updated last year
- ☆38Updated 2 years ago
- Artificial Netlist Generator☆37Updated last year
- VLSI EDA Global Router☆71Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆65Updated 5 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 8 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- The first version of TritonPart☆24Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆70Updated 7 months ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆13Updated 3 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 3 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆13Updated 2 years ago
- ☆53Updated 4 years ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆10Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 2 months ago
- ☆30Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆129Updated 2 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆25Updated 3 weeks ago
- ☆24Updated last year
- UCSD Detailed Router☆84Updated 4 years ago