Alternatives and similar repositories for ispd2021:

Users that are interested in ispd2021 are comparing it to the libraries listed below

• cuhk-eda / ripple
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆26Updated 2 years ago
• cuhk-eda / GCS-Timer
  ☆20Updated 3 months ago
• ABKGroup / TritonRoute-WXL
  ☆26Updated 4 years ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆98Updated 10 months ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆79Updated 6 months ago
• tsung-wei-huang / ece5960-physical-design
  ☆38Updated 2 years ago
• Brilight / DeePEB
  [ICCAD 22]DeePEB: A neural network based PEB solver
  ☆8Updated last year
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆49Updated 4 years ago
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆39Updated 6 years ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆71Updated 7 years ago
• TILOS-AI-Institute / HypergraphPartitioning
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆62Updated 3 months ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆30Updated 4 years ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆109Updated last month
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆122Updated 6 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆37Updated 2 months ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆79Updated 3 weeks ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 5 years ago
• UTDA-group / BoxRouter
  BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…
  ☆20Updated 6 years ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆126Updated last year
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆53Updated 4 years ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆46Updated 2 years ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆48Updated 6 months ago
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆23Updated last year
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆36Updated 10 months ago
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆28Updated 3 years ago
• ABKGroup / PlacementEssentialReadings
  ☆51Updated 3 years ago
• EricLu1218 / Physical_Design_Automation
  2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …
  ☆28Updated last year
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆132Updated last year
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆82Updated 4 years ago
• bu-icsg / TAP-2.5D
  ☆23Updated 3 years ago