Systems-ShiftLab / PIMProf
☆9Updated 2 years ago
Alternatives and similar repositories for PIMProf:
Users that are interested in PIMProf are comparing it to the libraries listed below
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 11 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A Cycle-level simulator for M2NDP☆24Updated 3 months ago
- ☆25Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- Heterogenous ML accelerator☆17Updated 5 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆13Updated 5 years ago
- ☆14Updated last year
- ☆24Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆33Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆64Updated 4 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year
- ☆26Updated 10 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ☆23Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆50Updated 5 years ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆22Updated 2 months ago
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆17Updated 5 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆22Updated last week
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated 9 months ago
- PUMA Compiler☆28Updated 4 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆43Updated 7 months ago
- agile hardware-software co-design☆47Updated 3 years ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆27Updated last year