aliireza / iommu-benchLinks
Overcoming the IOTLB Wall for Multi-100-Gbps Linux-based Networking
☆22Updated 2 years ago
Alternatives and similar repositories for iommu-bench
Users that are interested in iommu-bench are comparing it to the libraries listed below
Sorting:
- Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems☆16Updated 4 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆20Updated 5 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆13Updated last year
- Artifact package for CBMM paper (ATC'22)☆11Updated 3 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- Ensō is a high-performance streaming interface for NIC-application communication.☆76Updated 3 months ago
- ☆31Updated 4 years ago
- ☆18Updated 2 years ago
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆47Updated 3 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆16Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 4 years ago
- Cluster Far Mem, framework to execute single job and multi job experiments using fastswap☆21Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated last year
- Reexamining Direct Cache Access to Optimize I/O Intensive Applications for Multi-hundred-gigabit Networks☆97Updated 4 years ago
- OSDI'24 Nomad implementation☆54Updated 4 months ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- ☆72Updated 10 months ago
- VANS: A validated NVRAM simulator☆26Updated 2 years ago
- ☆11Updated 2 years ago
- https://rs3lab.github.io/SynCord/☆26Updated 3 years ago
- This is the respository that holds the artifacts of ASPLOS'25 -- M5: Mastering Page Migration and Memory Management for CXL-based Tiered …☆14Updated 8 months ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation☆113Updated last month
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆51Updated last year
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆42Updated 2 months ago
- The Artifact Evaluation Version of SOSP Paper #19☆52Updated last year
- Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)☆19Updated 2 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 4 years ago
- A rust-based benchmark for BlueField SmartNICs.☆30Updated 2 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆60Updated 3 years ago