circuit-solver / circuit-solver.github.io
This is Circuit Solver which can solve any kind of circuit for you. Do check it out!!
☆11Updated last year
Related projects ⓘ
Alternatives and complementary repositories for circuit-solver.github.io
- TinkerCAD Resources for Freshies Orientation 2020☆9Updated 3 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆22Updated 2 years ago
- ☆16Updated last year
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆20Updated 2 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆69Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆20Updated 4 months ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆30Updated 4 months ago
- An overview of TL-Verilog resources and projects☆71Updated 8 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Updated 2 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆11Updated 2 years ago
- This is the base repo for our graduation project in AlexU 21☆28Updated 3 years ago
- Complete tutorial code.☆12Updated 6 months ago
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆56Updated 3 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆16Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆52Updated last week
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- ☆53Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆149Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆82Updated 3 years ago
- This repository is created for conducting RISC-V 5-day workshops☆20Updated 4 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Verilog for ASIC Design☆24Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆45Updated 6 months ago
- ☆52Updated last year