Alternatives and similar repositories for circuit-solver.github.io

Users that are interested in circuit-solver.github.io are comparing it to the libraries listed below

• aklsh / getting-started-with-verilog
  Verilog modules for beginners
  ☆28Updated 3 years ago
• CFI-Electronics-Club / TinkerCAD_Arduino
  TinkerCAD Resources for Freshies Orientation 2020
  ☆10Updated 5 years ago
• antonson-j1 / SHA256-Accelerator-Hardware
  This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…
  ☆28Updated 4 years ago
• arcade-lab / tia-infrastructure
  ☆19Updated 8 years ago
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆82Updated last month
• sudharsan2000 / analog-NN
  Training Neural Networks using Analog circuits
  ☆27Updated 5 years ago
• kunalg123 / riscv_workshop_collaterals
  This repository is created for conducting RISC-V 5-day workshops
  ☆23Updated 5 years ago
• mikinty / Hardware-Engineer-Interview-Questions
  For aspiring hardware engineers out there.
  ☆82Updated 10 months ago
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆159Updated 5 years ago
• iamrk-vlsi / RISC-V-MYTH-Workshop
  5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !
  ☆12Updated 4 years ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆126Updated 2 years ago
• byu-cpe / BYU-Computing-Tutorials
  Collection of tutorials from the BYU Computer Engineering Group
  ☆23Updated 5 years ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆82Updated 2 years ago
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆211Updated last year
• digital-design-hq / Digital-Resources
  ☆64Updated 4 years ago
• riscv-newop / riscv-newop
  A RISC-V new instruction discovery tool [Work in Progress]
  ☆15Updated 3 years ago
• efabless / chipcraft---mest-course
  ☆37Updated 6 months ago
• verilog-meetup / systemverilog-microarchitecture-challenge-for-ai-2
  SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.
  ☆22Updated 5 months ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆115Updated 5 months ago
• ARC-Lab-UF / intel-training-modules
  ☆46Updated 2 years ago
• asinghani / open-eda-course
  Curriculum for a university course to teach chip design using open source EDA tools
  ☆133Updated 2 years ago
• rsnikhil / Bluespec_BSV_Tutorial
  Bluespec BSV HLHDL tutorial
  ☆111Updated 9 years ago
• aritramanna / SIMT-GPU-Core
  Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features
  ☆50Updated last week
• os-fpga / Virtual-FPGA-Lab
  This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…
  ☆236Updated 7 months ago
• supratimdas / NoobsCpu-8bit
  A simple 8bit CPU.
  ☆26Updated last year
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆406Updated last year
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆220Updated 3 months ago
• brabect1 / sta_basics_course
  Introductory course into static timing analysis (STA).
  ☆99Updated 7 months ago
• UCSBarchlab / PyRTL
  A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…
  ☆293Updated 2 months ago
• SkillSurf / systemverilog
  SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow
  ☆52Updated 9 months ago