BigEd / XSOC-xr16
System-on-a-Chip for FPGA, with xr16 RISC core and LCC port
☆12Updated 7 years ago
Alternatives and similar repositories for XSOC-xr16:
Users that are interested in XSOC-xr16 are comparing it to the libraries listed below
- A bit-serial CPU☆18Updated 5 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- A design for TinyTapeout☆16Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Stack CPU Work In Progress☆30Updated last year
- A hardware-optimized high-quality pseudorandom number generator☆36Updated last year
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- An FPGA reverse engineering and documentation project☆43Updated this week
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- Kakao Linux☆34Updated last month
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- Experiments with Yosys cxxrtl backend☆48Updated 3 months ago
- ☆51Updated 8 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Awesome projects using the Amaranth HDL☆13Updated 3 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆25Updated 6 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- Yosys Plugins☆21Updated 5 years ago
- Enigma in FPGA☆29Updated 5 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Simulation of the classic Pacman arcade game on a PanoLogic thin client.☆33Updated 5 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 4 years ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆29Updated 8 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆14Updated 5 years ago