BigEd / XSOC-xr16
System-on-a-Chip for FPGA, with xr16 RISC core and LCC port
☆11Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for XSOC-xr16
- A RISC-V CPU (Outdated: using priviledge v1.7)☆25Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆46Updated 10 months ago
- A bit-serial CPU☆18Updated 5 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- A modern schematic entry and simulation program☆67Updated 10 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆30Updated 6 months ago
- Enigma in FPGA☆26Updated 5 years ago
- Project Trellis database☆12Updated last year
- A Verilog Synthesis Regression Test☆34Updated 7 months ago
- OpenFPGA☆33Updated 6 years ago
- Hot Reconfiguration Technology demo☆38Updated 2 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 3 years ago
- 64-bit MISC Architecture CPU☆11Updated 7 years ago
- Minimal microprocessor☆19Updated 7 years ago
- DDR3 controller for nMigen (WIP)☆14Updated 10 months ago
- Moxie-compatible core repository☆45Updated 10 months ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- PicoRV☆43Updated 4 years ago
- A collection of little open source FPGA hobby projects☆45Updated 4 years ago
- S3GA: a simple scalable serial FPGA☆10Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- Cross compile FPGA tools☆22Updated 3 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- Custom 64-bit pipelined RISC processor☆13Updated 3 months ago
- A reimplementation of a tiny stack CPU☆80Updated 11 months ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆24Updated 5 years ago
- Stack CPU Work In Progress☆30Updated 10 months ago