BigEd / XSOC-xr16Links
System-on-a-Chip for FPGA, with xr16 RISC core and LCC port
☆13Updated 8 years ago
Alternatives and similar repositories for XSOC-xr16
Users that are interested in XSOC-xr16 are comparing it to the libraries listed below
Sorting:
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- GROM-8 CPU☆19Updated 7 years ago
- Compares the different RISC-V soft cores in order to help you select the best one for your application.☆11Updated last month
- A design for TinyTapeout☆16Updated 2 years ago
- A bit-serial CPU☆19Updated 5 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- Kakao Linux☆36Updated 2 months ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆25Updated 6 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Minimal microprocessor☆21Updated 8 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- A Verilog parser for Haskell.☆35Updated 4 years ago
- ☆52Updated 8 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- mystorm sram test☆28Updated 7 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- ☆61Updated last year
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Enigma in FPGA☆29Updated 6 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆128Updated 11 months ago
- MRSIC32 ISA documentation and development☆91Updated last year
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆52Updated 2 months ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Updated 8 years ago