A VHDL UART for communicating over a serial link with an FPGA
☆86Mar 1, 2016Updated 10 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- A simple I2C minion in VHDL☆61Nov 2, 2019Updated 6 years ago
- ChipTools is a utility to automate FPGA build and verification☆26Oct 22, 2021Updated 4 years ago
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆23Oct 8, 2021Updated 4 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆203Apr 20, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Library of VHDL components that are useful in larger designs.☆244Oct 10, 2023Updated 2 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15Apr 9, 2026Updated last month
- Simple UART controller for FPGA written in VHDL☆106Aug 7, 2021Updated 4 years ago
- LIB:Library for interacting with an FPGA over USB☆85Jan 16, 2021Updated 5 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆13Mar 1, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Wiki and documentation for 2D graphics projects☆10Mar 21, 2025Updated last year
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- VHDL Package for Sublime Text☆59Apr 14, 2018Updated 8 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 8 years ago
- OpenVX Running on a Raspberry Pi☆16Mar 27, 2017Updated 9 years ago
- PetaLinux BSPs for Digilent☆16Aug 15, 2016Updated 9 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆30Dec 1, 2016Updated 9 years ago
- SPI master and SPI slave for FPGA written in VHDL☆183Apr 24, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆604Jul 30, 2025Updated 9 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆429Apr 22, 2026Updated 2 weeks ago
- An RS232 communication controller implemented in VHDL☆16Aug 17, 2014Updated 11 years ago
- Raptor end-to-end FPGA Compiler and GUI☆97Dec 11, 2024Updated last year
- Simple site using Bazel Golang WASM and Proto☆10Aug 9, 2023Updated 2 years ago
- bazel build rules for creating ebooks in PDF, EPUB and MOBI format☆12May 3, 2026Updated last week
- Bazel Extension for downloading and extracting Debian/Ubuntu packages.☆16Apr 14, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Publish screen via TCP using zmq protocol☆19Oct 25, 2013Updated 12 years ago
- ☆12Jan 7, 2023Updated 3 years ago
- A Micro Kernel Operating System☆12Nov 23, 2019Updated 6 years ago
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 4 years ago
- A Real Time Clock core for FPGA's☆28Jan 17, 2024Updated 2 years ago
- bazel-bats: bazel test rules for the BATS testing framework (based on bats-core)☆12May 3, 2026Updated last week
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago