A VHDL UART for communicating over a serial link with an FPGA
☆87Mar 1, 2016Updated 10 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- A simple I2C minion in VHDL☆62Nov 2, 2019Updated 6 years ago
- ChipTools is a utility to automate FPGA build and verification☆27Oct 22, 2021Updated 4 years ago
- Library of VHDL components that are useful in larger designs.☆246Oct 10, 2023Updated 2 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆16Oct 2, 2026Updated last week
- Use your terminal shell to do awesome things.☆23Apr 17, 2018Updated 8 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆16Updated this week
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 8051 Assembller☆15Aug 3, 2022Updated 4 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆184Jan 24, 2024Updated 2 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Python interface to PCIE☆41Apr 30, 2018Updated 8 years ago
- SPI master and SPI slave for FPGA written in VHDL☆187Apr 24, 2021Updated 5 years ago
- FPGA clone of the game Super Hexagon☆12May 12, 2015Updated 11 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆465Apr 22, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 4 years ago
- Raptor end-to-end FPGA Compiler and GUI☆101Dec 11, 2024Updated last year
- Memory Simulator and Optimizer☆22Oct 23, 2019Updated 6 years ago
- Simple site using Bazel Golang WASM and Proto☆10Aug 9, 2023Updated 3 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆24Updated this week
- used VHDL to implement and simulate the IDEA-algorithm (International Data Encryption Algorithm). We will test the hardware-oriented impl…☆12Jan 15, 2019Updated 7 years ago
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 14 years ago
- bazel build rules for creating ebooks in PDF, EPUB and AZW3 format☆12Updated this week
- A Real Time Clock core for FPGA's☆31Jan 17, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆12Jan 7, 2023Updated 3 years ago
- Hardware implementation of the SipHash short-inout PRF☆18Apr 3, 2025Updated last year
- Code that goes with the Digilent Maker Space projects- to share and improve all code here is shared under the Creative Commons 3.0 Licens…☆21Jun 5, 2014Updated 12 years ago
- Source Code Files for the MonkeyListen Project☆12Oct 25, 2016Updated 9 years ago
- bazel-bats: bazel test rules for the BATS testing framework (based on bats-core)☆12Sep 13, 2026Updated 3 weeks ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆47Apr 17, 2020Updated 6 years ago