A VHDL UART for communicating over a serial link with an FPGA
☆84Mar 1, 2016Updated 10 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below
Sorting:
- ChipTools is a utility to automate FPGA build and verification☆25Oct 22, 2021Updated 4 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆197Feb 3, 2026Updated last month
- A VHDL implementation of an Ethernet MAC☆16Aug 13, 2012Updated 13 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- A simple I2C minion in VHDL☆61Nov 2, 2019Updated 6 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 7 years ago
- OpenVX Running on a Raspberry Pi☆16Mar 27, 2017Updated 8 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Library of VHDL components that are useful in larger designs.☆243Oct 10, 2023Updated 2 years ago
- Firmware for the Cypress EZ-USB FX3 microcontroller on the FreeSRP☆17Apr 15, 2017Updated 8 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- spi memory controller☆23Jan 5, 2017Updated 9 years ago
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- SPI master and SPI slave for FPGA written in VHDL☆181Apr 24, 2021Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 2 weeks ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- Discontinued. SPI master driver with DMA support for the Raspberry Pi☆52Jul 11, 2015Updated 10 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago
- development interface mil-std-1553b for system on chip☆24Feb 2, 2018Updated 8 years ago
- ☆24Sep 23, 2015Updated 10 years ago
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 9 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 8 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Dec 1, 2016Updated 9 years ago
- ☆12Jan 7, 2023Updated 3 years ago
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 6 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆177Jan 24, 2024Updated 2 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- LIB:Library for interacting with an FPGA over USB☆85Jan 16, 2021Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆30Oct 25, 2020Updated 5 years ago