pabennett / uartLinks
A VHDL UART for communicating over a serial link with an FPGA
☆74Updated 9 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below
Sorting:
- Library of VHDL components that are useful in larger designs.☆235Updated last year
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆172Updated last year
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆195Updated 6 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- Simple UART controller for FPGA written in VHDL☆100Updated 4 years ago
- Flexible VHDL library☆188Updated 2 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- A simple I2C minion in VHDL☆61Updated 5 years ago
- Collection of open-source peripherals in Verilog☆179Updated 3 years ago
- ☆113Updated 4 months ago
- Migrated to Codeberg☆92Updated 8 years ago
- This is a wiki and code sharing for ZYNQ☆74Updated 9 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆115Updated 3 years ago
- ☆98Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆175Updated 3 weeks ago
- Verilog wishbone components☆117Updated last year
- Verilog UART☆177Updated 12 years ago
- Vivado build system☆69Updated 7 months ago
- Examples using the Cyclone V SoC chip☆106Updated 6 years ago
- SPI Master for FPGA - VHDL and Verilog☆297Updated last year
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- A simple, basic, formally verified UART controller☆308Updated last year
- Verilog modules required to get the OV7670 camera working☆72Updated 7 years ago
- SPI Slave for FPGA in Verilog and VHDL☆208Updated last year
- Verilog module for calculation of FFT.☆178Updated 12 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆245Updated last year
- A testbench for an axi lite custom IP☆23Updated 10 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆36Updated 3 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆103Updated 7 years ago