pabennett / uartLinks
A VHDL UART for communicating over a serial link with an FPGA
☆81Updated 9 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below
Sorting:
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆176Updated last year
- Library of VHDL components that are useful in larger designs.☆239Updated 2 years ago
- Flexible VHDL library☆192Updated 2 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆201Updated 7 years ago
- Simple UART controller for FPGA written in VHDL☆105Updated 4 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- Examples using the Cyclone V SoC chip☆110Updated 6 years ago
- Verilog wishbone components☆123Updated 2 years ago
- SPI Master for FPGA - VHDL and Verilog☆318Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆194Updated last month
- ☆113Updated 9 months ago
- Vivado build system☆70Updated last month
- A huge VHDL library for FPGA and digital ASIC development☆447Updated this week
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago
- This is a wiki and code sharing for ZYNQ☆74Updated 9 years ago
- A simple, basic, formally verified UART controller☆319Updated last year
- ☆65Updated 8 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆124Updated 3 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Verilog modules required to get the OV7670 camera working☆77Updated 7 years ago
- ☆115Updated 2 years ago
- 🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …☆115Updated 4 years ago
- ☆154Updated this week
- Control and Status Register map generator for HDL projects☆128Updated 7 months ago
- Verilog digital signal processing components☆163Updated 3 years ago
- A testbench for an axi lite custom IP☆23Updated 11 years ago
- SPI Slave for FPGA in Verilog and VHDL☆220Updated last year
- A simple I2C minion in VHDL☆61Updated 6 years ago
- A git-friendly Vivado wrapper☆245Updated last year