A VHDL UART for communicating over a serial link with an FPGA
☆87Mar 1, 2016Updated 10 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- A simple I2C minion in VHDL☆62Nov 2, 2019Updated 6 years ago
- ChipTools is a utility to automate FPGA build and verification☆26Oct 22, 2021Updated 4 years ago
- Library of VHDL components that are useful in larger designs.☆245Oct 10, 2023Updated 2 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆16Jul 7, 2026Updated 3 weeks ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- LIB:Library for interacting with an FPGA over USB☆85Jan 16, 2021Updated 5 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆15Jun 6, 2026Updated last month
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆24Oct 8, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 8051 Assembller☆15Aug 3, 2022Updated 4 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆182Jan 24, 2024Updated 2 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 8 years ago
- PetaLinux BSPs for Digilent☆16Aug 15, 2016Updated 9 years ago
- SPI master and SPI slave for FPGA written in VHDL☆185Apr 24, 2021Updated 5 years ago
- OpenVX Running on a Raspberry Pi☆16Mar 27, 2017Updated 9 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Jan 8, 2025Updated last year
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆456Apr 22, 2026Updated 3 months ago
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 4 years ago
- Raptor end-to-end FPGA Compiler and GUI☆99Dec 11, 2024Updated last year
- Memory Simulator and Optimizer☆22Oct 23, 2019Updated 6 years ago
- Simple site using Bazel Golang WASM and Proto☆10Aug 9, 2023Updated 2 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆22Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 13 years ago
- ☆24Sep 23, 2015Updated 10 years ago
- A Real Time Clock core for FPGA's☆31Jan 17, 2024Updated 2 years ago
- ☆12Jan 7, 2023Updated 3 years ago
- Hardware implementation of the SipHash short-inout PRF☆18Apr 3, 2025Updated last year
- Code that goes with the Digilent Maker Space projects- to share and improve all code here is shared under the Creative Commons 3.0 Licens…☆21Jun 5, 2014Updated 12 years ago
- Python HDLC controller☆18Jun 22, 2026Updated last month