A VHDL UART for communicating over a serial link with an FPGA
☆87Mar 1, 2016Updated 10 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple I2C minion in VHDL☆62Nov 2, 2019Updated 6 years ago
- ChipTools is a utility to automate FPGA build and verification☆26Oct 22, 2021Updated 4 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆206May 17, 2026Updated last week
- Library of VHDL components that are useful in larger designs.☆243Oct 10, 2023Updated 2 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Network Tap based on the ZedBoard and Ethernet FMC☆15May 12, 2026Updated 2 weeks ago
- Simple UART controller for FPGA written in VHDL☆106Aug 7, 2021Updated 4 years ago
- LIB:Library for interacting with an FPGA over USB☆85Jan 16, 2021Updated 5 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆14Mar 1, 2026Updated 2 months ago
- Wiki and documentation for 2D graphics projects☆10Mar 21, 2025Updated last year
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆179Jan 24, 2024Updated 2 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 8 years ago
- PetaLinux BSPs for Digilent☆16Aug 15, 2016Updated 9 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆30Dec 1, 2016Updated 9 years ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Jan 8, 2025Updated last year
- SPI master and SPI slave for FPGA written in VHDL☆183Apr 24, 2021Updated 5 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆605Jul 30, 2025Updated 10 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆429Apr 22, 2026Updated last month
- An RS232 communication controller implemented in VHDL☆16Aug 17, 2014Updated 11 years ago
- Raptor end-to-end FPGA Compiler and GUI☆98Dec 11, 2024Updated last year
- Simple site using Bazel Golang WASM and Proto☆10Aug 9, 2023Updated 2 years ago
- bazel build rules for creating ebooks in PDF, EPUB and MOBI format☆12Updated this week
- ☆12Jan 7, 2023Updated 3 years ago
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 4 years ago
- Hardware implementation of the SipHash short-inout PRF☆17Apr 3, 2025Updated last year
- Code that goes with the Digilent Maker Space projects- to share and improve all code here is shared under the Creative Commons 3.0 Licens…☆21Jun 5, 2014Updated 11 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Real Time Clock core for FPGA's☆28Jan 17, 2024Updated 2 years ago
- Memory Simulator and Optimizer☆22Oct 23, 2019Updated 6 years ago
- bazel-bats: bazel test rules for the BATS testing framework (based on bats-core)☆12Updated this week
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- Python HDLC controller☆18Apr 13, 2026Updated last month
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Sep 2, 2023Updated 2 years ago
- ☆21Jul 28, 2021Updated 4 years ago