pabennett / uart
A VHDL UART for communicating over a serial link with an FPGA
☆73Updated 9 years ago
Alternatives and similar repositories for uart:
Users that are interested in uart are comparing it to the libraries listed below
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆160Updated last year
- Simple UART controller for FPGA written in VHDL☆95Updated 3 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆159Updated last week
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆190Updated 6 years ago
- Library of VHDL components that are useful in larger designs.☆232Updated last year
- Verilog UART☆148Updated 11 years ago
- Flexible VHDL library☆183Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆194Updated 10 months ago
- Verilog wishbone components☆113Updated last year
- ☆62Updated 7 years ago
- SPI Master for FPGA - VHDL and Verilog☆278Updated last year
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆35Updated 4 years ago
- A simple I2C minion in VHDL☆60Updated 5 years ago
- SPI master and SPI slave for FPGA written in VHDL☆171Updated 3 years ago
- ☆82Updated 7 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- Control and Status Register map generator for HDL projects☆113Updated last month
- Demonstration of the AXI DMA engine on the ZedBoard☆52Updated 4 years ago
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆94Updated 2 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆100Updated 6 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…