pabennett / uart
A VHDL UART for communicating over a serial link with an FPGA
☆73Updated 8 years ago
Alternatives and similar repositories for uart:
Users that are interested in uart are comparing it to the libraries listed below
- A simple I2C minion in VHDL☆60Updated 5 years ago
- Library of VHDL components that are useful in larger designs.☆231Updated last year
- Flexible VHDL library☆183Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆152Updated this week
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆159Updated last year
- ☆82Updated 7 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆189Updated 6 years ago
- Verilog wishbone components☆113Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Examples using the Cyclone V SoC chip☆106Updated 5 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆235Updated last week
- Verilog UART☆139Updated 11 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆34Updated 2 years ago
- Simple UART controller for FPGA written in VHDL☆93Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆33Updated 10 months ago
- 🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …☆104Updated 3 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆94Updated 2 years ago
- VHDL-2008 Support Library☆57Updated 8 years ago
- SPI master and SPI slave for FPGA written in VHDL☆170Updated 3 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆110Updated 2 years ago
- Collection of open-source peripherals in Verilog☆173Updated 2 years ago
- ☆108Updated 2 weeks ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆385Updated this week
- ☆86Updated last year
- Vivado build system☆66Updated 2 months ago
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- Control and Status Register map generator for HDL projects☆109Updated this week
- Various files for the MYiR ZTurn Zynq 7010 board☆90Updated 7 years ago