Alternatives and similar repositories for venus

Users that are interested in venus are comparing it to the libraries listed below

• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆207Updated 3 years ago
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆157Updated 2 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆201Updated 5 years ago
• hm-riscv / vscode-riscv-venus
  VS Code extension with the Venus RISC-V simulator
  ☆75Updated 10 months ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆41Updated 3 years ago
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆175Updated last year
• jiegec / blog-source
  The source of my blog.
  ☆37Updated last week
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆496Updated 8 months ago
• OpenXiangShan / NEMU
  ☆286Updated this week
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆147Updated this week
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆224Updated 3 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆185Updated last year
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆68Updated 3 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆205Updated last month
• NJU-ProjectN / i386-manual
  Intel 80386 Reference Programmer's Manual
  ☆68Updated 3 months ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆117Updated 8 months ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated last year
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆173Updated 4 years ago
• wuhanstudio / nand2tetris-iverilog
  A 16-bit Hack CPU from scratch on FPGA.
  ☆53Updated 4 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆148Updated 2 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆91Updated last year
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆145Updated 11 months ago
• plctlab / plct-toolbox
  PLCT工具箱
  ☆32Updated 3 years ago
• riscv-software-src / homebrew-riscv
  homebrew (macOS) packages for RISC-V toolchain
  ☆346Updated 8 months ago
• merledu / nucleusrv
  NucleusRV - A 32-bit 5 staged pipelined risc-v core.
  ☆66Updated this week
• ericsonj / verilog-format
  Verilog formatter
  ☆194Updated last year
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆42Updated this week
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆49Updated last year
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated 8 months ago