Alternatives and similar repositories for venus

Users that are interested in venus are comparing it to the libraries listed below

• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆160Updated 3 years ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆220Updated 3 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆205Updated 5 years ago
• hm-riscv / vscode-riscv-venus
  VS Code extension with the Venus RISC-V simulator
  ☆82Updated last year
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆42Updated 3 years ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆44Updated this week
• NJU-ProjectN / i386-manual
  Intel 80386 Reference Programmer's Manual
  ☆73Updated 9 months ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆36Updated 4 years ago
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆82Updated 3 weeks ago
• decaf-lang / decaf
  The new Decaf compiler, rewritten in "modern" Java
  ☆66Updated 5 years ago
• ESEO-Tech / emulsiV
  A visual simulator for teaching computer architecture using the RISC-V instruction set
  ☆321Updated last week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last week
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆107Updated last year
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆154Updated last year
• thu-cs-lab / Router-Lab-Docs
  Documentation for Router Lab
  ☆70Updated last month
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆62Updated 2 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆93Updated 2 years ago
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆174Updated last year
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆515Updated last year
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated 2 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆26Updated 7 years ago
• drom / rv
  RISC-V Online Help
  ☆36Updated 4 months ago
• plctlab / plct-toolbox
  PLCT工具箱
  ☆30Updated 3 years ago
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆242Updated last year
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆37Updated 3 years ago
• jiegec / kb
  My knowledge base
  ☆75Updated last week
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆63Updated last week
• chiragsakhuja / lc3tools
  A complete overhaul of the LC-3 simulator used in EE 306 at The University of Texas at Austin.
  ☆169Updated 3 years ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last month
• 9oelM / risc-v-web-simulator
  Yet another RISC-V Simulator on the web, running on Webassembly! https://riscv.vercel.app/
  ☆39Updated last year