Alternatives and similar repositories for venus

Users that are interested in venus are comparing it to the libraries listed below

• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆160Updated 3 years ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆218Updated 3 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆205Updated 5 years ago
• hm-riscv / vscode-riscv-venus
  VS Code extension with the Venus RISC-V simulator
  ☆82Updated last year
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆35Updated 4 years ago
• NJU-ProjectN / i386-manual
  Intel 80386 Reference Programmer's Manual
  ☆71Updated 7 months ago
• jiegec / kb
  My knowledge base
  ☆72Updated this week
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆512Updated 11 months ago
• chiragsakhuja / lc3tools
  A complete overhaul of the LC-3 simulator used in EE 306 at The University of Texas at Austin.
  ☆164Updated 3 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 3 weeks ago
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆70Updated 4 years ago
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆240Updated last year
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆42Updated 3 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆151Updated 2 years ago
• plctlab / plct-toolbox
  PLCT工具箱
  ☆31Updated 3 years ago
• riscv-software-src / homebrew-riscv
  homebrew (macOS) packages for RISC-V toolchain
  ☆354Updated 2 months ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated last year
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆82Updated last year
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆58Updated 2 years ago
• riscv-software-src / riscof
  ☆92Updated 2 months ago
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆106Updated 3 years ago
• ESEO-Tech / emulsiV
  A visual simulator for teaching computer architecture using the RISC-V instruction set
  ☆320Updated 3 months ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆43Updated 3 weeks ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆152Updated this week
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆196Updated last year
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆106Updated last year
• minispec-hdl / minispec
  Minispec Hardware Description Language
  ☆23Updated last year
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆118Updated last year
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆55Updated this week
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆150Updated last year