Alternatives and similar repositories for venus

Users that are interested in venus are comparing it to the libraries listed below

• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆160Updated 3 years ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆220Updated 3 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆36Updated 4 years ago
• hm-riscv / vscode-riscv-venus
  VS Code extension with the Venus RISC-V simulator
  ☆82Updated last year
• plctlab / plct-toolbox
  PLCT工具箱
  ☆30Updated 3 years ago
• NJU-ProjectN / i386-manual
  Intel 80386 Reference Programmer's Manual
  ☆73Updated 8 months ago
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆70Updated 4 years ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆42Updated 3 years ago
• minispec-hdl / minispec
  Minispec Hardware Description Language
  ☆23Updated last year
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆150Updated 2 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆93Updated 2 years ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated last year
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 2 months ago
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆63Updated last week
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆180Updated 4 years ago
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆242Updated last year
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆165Updated this week
• jiegec / kb
  My knowledge base
  ☆74Updated this week
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated 2 years ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆119Updated last year
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆62Updated 2 years ago
• USTC-System-Courses / CECS-Lab
  ☆40Updated 2 years ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆302Updated this week
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆44Updated this week
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆153Updated last month
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated 3 weeks ago
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆38Updated last year
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆106Updated last year
• cyyself / CDIM-SoC
  SoC for CQU Dual Issue Machine
  ☆12Updated 3 years ago