NJU-ProjectN / i386-manualLinks
Intel 80386 Reference Programmer's Manual
☆70Updated 7 months ago
Alternatives and similar repositories for i386-manual
Users that are interested in i386-manual are comparing it to the libraries listed below
Sorting:
- Port XV6 to K210 board!☆144Updated 4 years ago
- AbstractMachine kernels☆68Updated 2 months ago
- A simple and fast RISC-V JIT emulator.☆150Updated last year
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆232Updated 4 years ago
- 本课程基于Rui的chibicc,@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构,同时加入了大量的中文注释,并且配有316节对应于每一个commit的课程,帮助读者可以层层推进、逐步深入的学习编译器的构造。☆358Updated 2 years ago
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆205Updated 5 years ago
- A minimal, modularized, and machine-independent hardware abstraction layer☆507Updated last month
- ☆101Updated 11 months ago
- Learn how to write a minimal working linker from scratch☆106Updated last year
- Build your own Riscv Emulator in Rust.☆104Updated 3 years ago
- A fork of chibicc ported to RISC-V assembly.☆42Updated 3 years ago
- A translation project of the RISC-V reader☆174Updated last year
- xv6-riscv-book中译版☆82Updated last year
- Super fast RISC-V ISA emulator for XiangShan processor☆295Updated last week
- The Gee (寂) Operating System, written in YuLang.☆34Updated 4 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆108Updated 6 years ago
- The decoder library for jemu execution and web documentation☆54Updated 2 years ago
- Collection of Loongson products' public documentation☆79Updated 2 months ago
- A RISC-V ELF psABI Document☆807Updated 2 weeks ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆195Updated last year
- Environment for experimenting loongarch bios and OS on X86 machines☆66Updated 2 years ago
- ☆27Updated 2 years ago
- The documentation for LoongArch.☆264Updated 7 months ago
- 软件所PLCT实验室在开源领域的不定期简报☆642Updated 2 weeks ago
- 6.S081/6.828 lab repo for fall 2019☆213Updated 4 years ago
- tldr file for riscv assembly instructions☆18Updated 4 years ago
- 计算机组成原理课程 RISC-V 监控程序,支持 32 位和 64 位☆125Updated last month
- "全国大学生操作系统比赛2025"相关信息☆279Updated 3 months ago
- compiler course info☆250Updated 2 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.