Alternatives and similar repositories for i386-manual:

Users that are interested in i386-manual are comparing it to the libraries listed below

• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆133Updated 3 years ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆38Updated 2 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆207Updated 3 years ago
• SKT-CPUOS / xv6-loongarch-exp
  ☆24Updated 2 years ago
• sunshaoce / rvcc-course
  ☆82Updated 9 months ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆130Updated 5 months ago
• NJU-ProjectN / fceux-am
  ☆85Updated 3 months ago
• NJU-ProjectN / navy-apps
  ☆12Updated 4 months ago
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆101Updated 9 months ago
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆63Updated 4 months ago
• shzhxh / xv6-riscv-book-CN
  xv6-riscv-book中译版
  ☆81Updated 9 months ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆199Updated 4 years ago
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆335Updated last year
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆105Updated 2 years ago
• jiangyy / mosaic
  The MOSAIC Operating Systems Model and Checker
  ☆168Updated last year
• MaxXSoft / GeeOS
  The Gee (寂) Operating System, written in YuLang.
  ☆34Updated 3 years ago
• NJU-ProjectN / nanos-lite
  ☆19Updated 2 years ago
• chyyuu / v8-cpu
  Simple 8-bit v8-CPU with Compiler+Assembler+Simulator. Try it-->
  ☆100Updated 5 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆173Updated 10 months ago
• OpenXiangShan / NEMU
  ☆257Updated this week
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆84Updated 7 years ago
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆175Updated last year
• huangguiyang / gcc-0.9
  The first available release, on March 22, 1987.
  ☆70Updated 7 years ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆105Updated 5 years ago
• chyyuu / compiler_course_info
  compiler course info
  ☆249Updated last year
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆167Updated 3 years ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated last year
• lgl88911 / riscv_tldr
  tldr file for riscv assembly instructions
  ☆17Updated 3 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆86Updated last year
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆60Updated 5 months ago