Alternatives and similar repositories for i386-manual

Users that are interested in i386-manual are comparing it to the libraries listed below

• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆146Updated 4 years ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆155Updated last year
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆68Updated last month
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆233Updated 4 years ago
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆108Updated last year
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆201Updated last year
• shzhxh / xv6-riscv-book-CN
  xv6-riscv-book中译版
  ☆83Updated last year
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆173Updated 2 years ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆43Updated 3 years ago
• MaxXSoft / GeeOS
  The Gee (寂) Operating System, written in YuLang.
  ☆34Updated 4 years ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated 2 years ago
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆108Updated 3 years ago
• loongson-community / docs
  Archive of Loongson products' public documentation / 龙芯产品公开文档存档
  ☆89Updated 2 weeks ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆306Updated this week
• NJU-ProjectN / fceux-am
  ☆101Updated 2 months ago
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆361Updated 2 years ago
• loongson / LoongArch-Documentation
  The documentation for LoongArch.
  ☆272Updated 9 months ago
• NJU-ProjectN / abstract-machine
  A minimal, modularized, and machine-independent hardware abstraction layer
  ☆520Updated 3 weeks ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆109Updated 6 years ago
• plctlab / PLCT-Weekly
  软件所PLCT实验室在开源领域的不定期简报
  ☆648Updated last week
• sunshaoce / rvcc-course
  ☆97Updated last year
• foxsen / qemu-loongarch-runenv
  Environment for experimenting loongarch bios and OS on X86 machines
  ☆67Updated 2 years ago
• oscomp / os-competition-info
  "全国大学生操作系统比赛2026"相关信息
  ☆279Updated last week
• chyyuu / compiler_course_info
  compiler course info
  ☆251Updated 2 years ago
• ksco / nanoemu
  A super tiny RISC-V emulator that is able to run xv6.
  ☆75Updated 3 years ago
• ustb-owl / MimiC
  MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.
  ☆62Updated 2 years ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆119Updated last year
• lgl88911 / riscv_tldr
  tldr file for riscv assembly instructions
  ☆18Updated 4 years ago
• SKT-CPUOS / xv6-loongarch-exp
  ☆27Updated 3 years ago