Alternatives and similar repositories for chibicc-riscv

Users that are interested in chibicc-riscv are comparing it to the libraries listed below

• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆155Updated last year
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆75Updated last year
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆108Updated 3 years ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆53Updated 4 years ago
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆107Updated 3 years ago
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆63Updated 2 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆145Updated last year
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆201Updated last year
• rockcarry / ffvm
  a riscv32 rv32imc emulator written in c.
  ☆33Updated 5 months ago
• bigmagic123 / d1-nezha-baremeta
  riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
  ☆87Updated 3 years ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆95Updated 5 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆79Updated 2 weeks ago
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆145Updated 4 years ago
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆76Updated last month
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆306Updated this week
• ksco / nanoemu
  A super tiny RISC-V emulator that is able to run xv6.
  ☆75Updated 3 years ago
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆108Updated last year
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆233Updated 4 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated 2 years ago
• hellollvm / nanpanjiang-project
  由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。
  ☆39Updated 6 months ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆155Updated 2 months ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆97Updated last year
• hakula139 / xv6-armv8
  [WIP] Xv6, a simple Unix-like teaching operating system, re-implemented for ARMv8 (AArch64), written in C
  ☆17Updated 4 years ago
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆361Updated 2 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆93Updated 2 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆182Updated 4 years ago
• plctlab / RISCV-Training
  Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.
  ☆36Updated last year
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆53Updated 5 years ago