Alternatives and similar repositories for chibicc-riscv:

Users that are interested in chibicc-riscv are comparing it to the libraries listed below

• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆139Updated 8 months ago
• hellollvm / nanpanjiang-project
  由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。
  ☆35Updated last year
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆105Updated 2 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆91Updated last year
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆65Updated last year
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆102Updated last year
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆136Updated 3 years ago
• sunshaoce / rvcc-course
  ☆84Updated last year
• AinsleySnow / Ginkgo
  A toy C compiler that compatible with C23 and can do limited optimizations
  ☆54Updated 4 months ago
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel
  riscv32i-cpu
  ☆19Updated 4 years ago
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆104Updated 2 years ago
• plctlab / RISCV-Training
  Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.
  ☆34Updated last year
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆83Updated 11 months ago
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆66Updated 3 years ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated last year
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆55Updated last year
• pleasewhy / startos
  rewrite subset of linux 2.6 by OOP, C++ advanced topics
  ☆11Updated 3 years ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆50Updated 4 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆64Updated last year
• arch-simulator-sig / quard-star-tutorial-2021
  QuardStar Tutorial is all you need !
  ☆13Updated 7 months ago
• MaxXSoft / YuLang
  The Yu (羽) programming language.
  ☆77Updated last year
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆48Updated 2 years ago
• NJU-ProjectN / i386-manual
  Intel 80386 Reference Programmer's Manual
  ☆67Updated 3 weeks ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆88Updated 4 years ago
• RiversJin / ToyOS
  A simple SMP OS on ARMv8a
  ☆22Updated 2 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆201Updated 4 years ago
• jhhuh / tinyemu
  Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)
  ☆63Updated 3 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆76Updated last month