Alternatives and similar repositories for writing-your-first-riscv-simulator

Users that are interested in writing-your-first-riscv-simulator are comparing it to the libraries listed below

• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆361Updated 2 years ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆306Updated this week
• runninglinuxkernel / riscv_programming_practice
  ☆224Updated 2 years ago
• sunshaoce / rvcc-course
  ☆97Updated last year
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆155Updated last year
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆61Updated last year
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆558Updated 2 years ago
• plctlab / PLCT-Weekly
  软件所PLCT实验室在开源领域的不定期简报
  ☆647Updated this week
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆181Updated 4 years ago
• NJU-ProjectN / fceux-am
  ☆101Updated last month
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆145Updated 4 years ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆94Updated 7 years ago
• shzhxh / xv6-riscv-book-CN
  xv6-riscv-book中译版
  ☆83Updated last year
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆174Updated 2 years ago
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆68Updated 3 weeks ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• NJU-ProjectN / abstract-machine
  A minimal, modularized, and machine-independent hardware abstraction layer
  ☆520Updated 2 weeks ago
• Martins3 / Martins3.github.io
  Scratchpad about Linux, Compiler and Virtualization
  ☆79Updated last week
• oscomp / os-competition-info
  "全国大学生操作系统比赛2026"相关信息
  ☆279Updated last week
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆201Updated last year
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆108Updated 3 years ago
• plctlab / llvm-project
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆161Updated 4 months ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆164Updated 11 months ago
• kaitoukito / A-Primer-on-Memory-Consistency-and-Cache-Coherence
  A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划
  ☆322Updated last year
• lazyparser / talks
  Schedule and slides of my presentations.
  ☆36Updated last month
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆108Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆297Updated 4 months ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆136Updated 2 years ago
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆62Updated this week
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated 2 years ago