Alternatives and similar repositories for writing-your-first-riscv-simulator

Users that are interested in writing-your-first-riscv-simulator are comparing it to the libraries listed below

• OpenXiangShan / NEMU
  ☆287Updated last week
• runninglinuxkernel / riscv_programming_practice
  ☆212Updated last year
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆353Updated 2 years ago
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆175Updated last year
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆173Updated 4 years ago
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆563Updated 2 years ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆146Updated 11 months ago
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆60Updated 11 months ago
• sunshaoce / rvcc-course
  ☆90Updated last year
• NJU-ProjectN / fceux-am
  ☆97Updated 8 months ago
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆143Updated 4 years ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆93Updated 7 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆186Updated last year
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆201Updated 5 years ago
• plctlab / PLCT-Weekly
  软件所PLCT实验室在开源领域的不定期简报
  ☆639Updated this week
• Martins3 / Martins3.github.io
  Scratchpad about Linux, Compiler and Virtualization
  ☆75Updated last year
• shzhxh / xv6-riscv-book-CN
  xv6-riscv-book中译版
  ☆81Updated last year
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆104Updated 3 years ago
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆64Updated last month
• oscomp / os-competition-info
  "全国大学生操作系统比赛2025"相关信息
  ☆279Updated last month
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆159Updated 6 months ago
• plctlab / llvm-project
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆161Updated 7 months ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆131Updated last year
• NJU-ProjectN / abstract-machine
  A minimal, modularized, and machine-independent hardware abstraction layer
  ☆497Updated this week
• plctlab / plct-toolbox
  PLCT工具箱
  ☆32Updated 3 years ago
• MaxXSoft / GeeOS
  The Gee (寂) Operating System, written in YuLang.
  ☆34Updated 4 years ago
• kaitoukito / A-Primer-on-Memory-Consistency-and-Cache-Coherence
  A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划
  ☆270Updated last year
• plctlab / plct-qemu
  PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。
  ☆28Updated last year
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆106Updated last year
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆56Updated last year