Alternatives and similar repositories for writing-your-first-riscv-simulator

Users that are interested in writing-your-first-riscv-simulator are comparing it to the libraries listed below

• plctlab / plct-qemu

  View on GitHub
  PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。
  ☆30Sep 18, 2025Updated 4 months ago
• lazyparser / becoming-a-compiler-engineer

  View on GitHub
  编译器入门课程的配套教学资料
  ☆663Jun 22, 2023Updated 2 years ago
• plctlab / PLCT-Weekly

  View on GitHub
  软件所PLCT实验室在开源领域的不定期简报
  ☆648Feb 5, 2026Updated last week
• plctlab / riscv-operating-system-mooc

  View on GitHub
  《从头写一个RISC-V OS》课程配套的资源
  ☆1,096Apr 28, 2025Updated 9 months ago
• hehao98 / RISCV-Simulator

  View on GitHub
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆201Apr 14, 2024Updated last year
• RiversJin / ToyOS

  View on GitHub
  A simple SMP OS on ARMv8a
  ☆27May 18, 2022Updated 3 years ago
• plctlab / PLCT-Open-Reports

  View on GitHub
  PLCT实验室的公开演讲，或者决定公开的组内报告
  ☆1,137Sep 3, 2025Updated 5 months ago
• f0rm2l1n / riscv-simulator-guide

  View on GitHub
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆53Apr 11, 2020Updated 5 years ago
• mariusmm / RISC-V-TLM

  View on GitHub
  RISC-V SystemC-TLM simulator
  ☆338Nov 8, 2025Updated 3 months ago
• riscv-mcu / qemu

  View on GitHub
  Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…
  ☆10Jan 27, 2026Updated 2 weeks ago
• siriusdemon / Rare

  View on GitHub
  Build your own Riscv Emulator in Rust.
  ☆107Jul 25, 2022Updated 3 years ago
• AlessandroCilardo / NaplesPU

  View on GitHub
  The official NaplesPU hardware code repository
  ☆22Jul 27, 2019Updated 6 years ago
• uec-riscv-team / tee-hardware

  View on GitHub
  TEE hardware - based on the chipyard repository - hardware to accelerate TEE
  ☆24Dec 16, 2022Updated 3 years ago
• zlagpacan / LOROF

  View on GitHub
  Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU
  ☆15Updated this week
• OpenXiangShan / NEMU

  View on GitHub
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆310Updated this week
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,017Feb 4, 2026Updated last week
• whutddk / Rift2Core

  View on GitHub
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆39Feb 6, 2024Updated 2 years ago
• liang-aquarius / ca_model

  View on GitHub
  A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…
  ☆17Sep 5, 2019Updated 6 years ago
• pulp-platform / axi-io-pmp

  View on GitHub
  Input / Output Physical Memory Protection Unit for RISC-V
  ☆15Jul 20, 2023Updated 2 years ago
• ccelio / riscv-hpmcounters

  View on GitHub
  A simple utility for doing RISC-V HPM perf monitoring.
  ☆18May 8, 2017Updated 8 years ago
• MashPlant / lalr1

  View on GitHub
  An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.
  ☆49Mar 29, 2022Updated 3 years ago
• bytedance / phoenix-kernel

  View on GitHub
  遵循GPL-2.0规则，将phoenix kernel部分开源
  ☆13Sep 15, 2022Updated 3 years ago
• skyzh / RISCV-Simulator

  View on GitHub
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆207Jul 2, 2020Updated 5 years ago
• sunshaoce / rvcc

  View on GitHub
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆361Jun 3, 2023Updated 2 years ago
• gevico / learning-qemu-docs

  View on GitHub
  QEMU 训练营教学文档
  ☆26Nov 7, 2025Updated 3 months ago
• CircuitCoder / ChannelOS

  View on GitHub
  What if everything is a io_uring?
  ☆16Nov 10, 2022Updated 3 years ago
• pleasewhy / startos

  View on GitHub
  rewrite subset of linux 2.6 by OOP, C++ advanced topics
  ☆10Jul 22, 2021Updated 4 years ago
• bucaps / marss-riscv

  View on GitHub
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162May 1, 2022Updated 3 years ago
• liangkangnan / tinyriscv

  View on GitHub
  A very simple and easy to understand RISC-V core.
  ☆1,387Nov 9, 2023Updated 2 years ago
• jserv / mt-redis

  View on GitHub
  A multi-thread Redis implementation with RCU
  ☆17May 22, 2025Updated 8 months ago
• caikelun / libsvx

  View on GitHub
  A socket network library for Linux.
  ☆13Apr 8, 2019Updated 6 years ago
• janweinstock / or1kmvp

  View on GitHub
  An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
  ☆15Mar 25, 2025Updated 10 months ago
• oscomp / proj23-lightweight-hypervisor

  View on GitHub
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Dec 25, 2020Updated 5 years ago
• Penglai-Enclave / Penglai-Enclave-sPMP

  View on GitHub
  Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.
  ☆146Mar 5, 2025Updated 11 months ago
• huang-jl / LLCL-MIPS

  View on GitHub
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆37Jan 26, 2022Updated 4 years ago
• gtxzsxxk / temu

  View on GitHub
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆92Oct 1, 2024Updated last year
• AlSaqr-platform / he-soc

  View on GitHub
  ☆32Jan 21, 2026Updated 3 weeks ago
• riscv-ovpsim / imperas-riscv-tests

  View on GitHub
  ☆194Dec 14, 2023Updated 2 years ago
• nju-mips / noop-lo

  View on GitHub
  A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.
  ☆31Feb 10, 2020Updated 6 years ago