The source of my blog.
☆56Mar 17, 2026Updated last week
Alternatives and similar repositories for blog-source
Users that are interested in blog-source are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CPU micro benchmarks☆76Feb 11, 2026Updated last month
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- multi-field planner for Ingress☆29Mar 8, 2017Updated 9 years ago
- A GPU (CUDA) accelerated set of tools for object detection using waldboost/LBP.☆10May 25, 2015Updated 10 years ago
- Matlab code for our ICCV 2013 work "Person Re-identification by Salience Matching"☆12Jul 24, 2014Updated 11 years ago
- Subscribe to updates from people you follow, from any platform to any platform☆14Mar 14, 2026Updated last week
- ☆12Aug 8, 2024Updated last year
- My TechStack written in MkDocs☆21Mar 11, 2026Updated last week
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 3 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆16Updated this week
- Documentation for XiangShan Design☆42Mar 16, 2026Updated last week
- Dart library to parse FIDO2 request / response and interactive with FIDO2 (CTAP) authenticators.☆14Sep 9, 2025Updated 6 months ago
- *WIP* 计算机类实验文档降压宝典（编写规范）☆30Mar 4, 2025Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- ☆11Apr 29, 2024Updated last year
- A terminal text editor written in MoonBit☆11Apr 7, 2025Updated 11 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆209Mar 16, 2026Updated last week
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 4 years ago
- This repo has been put together to demonstrate a number of simple MIPS Processors written in Chisel.☆18Jul 9, 2021Updated 4 years ago
- ☆11Mar 20, 2025Updated last year
- Language for simplifying parameterized RTL design☆13Nov 6, 2024Updated last year
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- ☆14Nov 23, 2020Updated 5 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- ☆20Aug 4, 2022Updated 3 years ago
- Patch your macOS kernel to enable support for the high-resolution timers on M1☆43May 8, 2025Updated 10 months ago
- zero-riscy CPU Core☆18Jun 10, 2018Updated 7 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- ☆18May 1, 2020Updated 5 years ago
- ☆14Jan 19, 2024Updated 2 years ago
- jyy os enhanced☆13Jul 10, 2025Updated 8 months ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- ☆15Oct 7, 2020Updated 5 years ago
- FastHOG library that has been fixed to work with CUDA 5.x on Ubuntu 12.04☆20Jan 23, 2014Updated 12 years ago