howardlau1999 / yatcpuLinks
Yet another toy CPU.
☆91Updated last year
Alternatives and similar repositories for yatcpu
Users that are interested in yatcpu are comparing it to the libraries listed below
Sorting:
- Documentation for YatCPU☆51Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆36Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- 龙芯杯21个人赛作品☆36Updated 3 years ago
- Rebuild YatSenOS On RISC-V 64.☆20Updated 3 years ago
- This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…☆25Updated last year
- ☆25Updated last year
- My knowledge base☆55Updated last week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- ☆34Updated 5 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆35Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆116Updated 7 months ago
- MIT6.175 & MIT6.375 Study Notes☆41Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆67Updated last month
- CPU micro benchmarks☆57Updated last month
- The MiniDecaf test cases.☆17Updated last month
- 计算机组成原理课程32位监控程序☆47Updated 5 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- A summary of my projects☆49Updated 3 months ago
- hardware & software prefetcher☆25Updated last year
- riscv32i-cpu☆18Updated 4 years ago
- Our repository for NSCSCC☆19Updated 3 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆42Updated 10 months ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago