HDLForBeginners / Toolbox
☆66Updated 7 months ago
Alternatives and similar repositories for Toolbox:
Users that are interested in Toolbox are comparing it to the libraries listed below
- ☆90Updated last year
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆121Updated 2 weeks ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆44Updated last year
- FPGA Logic Analyzer and GUI☆120Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆77Updated last week
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated 11 months ago
- End-to-End Open-Source I2C GPIO Expander☆31Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆159Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆62Updated last week
- OSVVM Documentation☆33Updated 3 weeks ago
- ☆45Updated last year
- Tools for FPGA development.☆44Updated last year
- ☆129Updated 3 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆117Updated 4 years ago
- Many peripherals in Verilog ready to use☆35Updated 2 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆71Updated last week
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆35Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆51Updated 9 months ago
- Wishbone interconnect utilities☆39Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆45Updated 9 months ago
- Simple 8-bit UART realization on Verilog HDL.☆101Updated 10 months ago
- ☆49Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆58Updated last week
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 4 months ago
- Examples for the Lushay Labs tang nano 9k series☆104Updated 9 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- ☆107Updated 2 years ago