Artificial Neural Network on Altera DE2
☆35Oct 8, 2015Updated 10 years ago
Alternatives and similar repositories for altera-de2-ann
Users that are interested in altera-de2-ann are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆21Feb 12, 2018Updated 8 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- SystemVerilog、Verilog、UVM☆17Jun 23, 2020Updated 5 years ago
- Arline Quantum is an open-source library providing basic functionality for creating and manipulating quantum circuits. It also contains a…☆16Jan 1, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated last month
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆20Feb 12, 2017Updated 9 years ago
- Launch your SOC as fast as a rocket with only one command☆12Feb 17, 2025Updated last year
- A pure C Bitset implementation.☆20Jun 25, 2016Updated 9 years ago
- ☆11Sep 20, 2016Updated 9 years ago
- A data acquisition framework in Python and Verilog.☆46May 20, 2026Updated last week
- Three different shellcode techniques on the Windows Kernel☆17Apr 8, 2025Updated last year
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Like word2vec, except for letters of the alphabet.☆17May 29, 2017Updated 9 years ago
- ☆18Oct 3, 2016Updated 9 years ago
- A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/☆24Oct 4, 2018Updated 7 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆69May 13, 2026Updated 2 weeks ago
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 8 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 12 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- ☆11Sep 15, 2015Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 5 years ago
- A collection of useful scripts for creating various disk and fs topologies☆11Jun 19, 2025Updated 11 months ago
- ☆17Aug 16, 2023Updated 2 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- General Stride K-Nearest Neighbors☆14Jun 15, 2021Updated 4 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Rebar3 plugin to interact with Nix ecosystem☆14Jan 11, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Learning word embeddings with AdaGrad and Noise Contrastive Estimation, C++ 11.☆13Sep 22, 2014Updated 11 years ago
- ☆13Aug 10, 2014Updated 11 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 8 years ago
- Starcraft 2 Replay in Rerun☆24Oct 26, 2025Updated 7 months ago