ziyan / altera-de2-annLinks
Artificial Neural Network on Altera DE2
☆35Updated 9 years ago
Alternatives and similar repositories for altera-de2-ann
Users that are interested in altera-de2-ann are comparing it to the libraries listed below
Sorting:
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Updated 8 years ago
- ☆22Updated 8 years ago
- A repository of IPs for hardware computer vision (FPGA)☆96Updated 9 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- ☆119Updated 7 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- ☆35Updated 7 years ago
- ☆26Updated 7 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- A curated list of Deep Learning hardware, cycle/memory optimisation techniques☆41Updated 8 years ago
- ☆39Updated 8 years ago
- Verilog library for implementing neural networks.☆26Updated 10 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- ☆44Updated 5 years ago
- AI articles of the week☆65Updated 6 years ago
- ☆88Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆15Updated 7 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Updated 7 years ago
- ☆84Updated 4 years ago
- Compiler toolkit for neuFlow.☆26Updated 12 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆194Updated 6 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- Training a deep FCN network in PyTorch to route circuit layouts☆68Updated 2 years ago
- NVDLA Web Content☆44Updated 11 months ago
- ☆24Updated 7 years ago
- ☆24Updated 9 years ago
- Core description files for FuseSoC☆124Updated 5 years ago