Artificial Neural Network on Altera DE2
☆35Oct 8, 2015Updated 10 years ago
Alternatives and similar repositories for altera-de2-ann
Users that are interested in altera-de2-ann are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 9 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- Implementation of an Artificial Neural Network (ANN) on FPGA using VHDL☆13Jun 22, 2016Updated 9 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆21Feb 12, 2018Updated 8 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- Arline Quantum is an open-source library providing basic functionality for creating and manipulating quantum circuits. It also contains a…☆16Jan 1, 2024Updated 2 years ago
- Public Lab's open source Desktop Spectrometry Kit☆13Feb 8, 2017Updated 9 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- A Verilog parser for Haskell.☆37Jul 6, 2021Updated 4 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated 2 months ago
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆20Feb 12, 2017Updated 9 years ago
- A pure C Bitset implementation.☆20Jun 25, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A data acquisition framework in Python and Verilog.☆46Jun 2, 2026Updated 2 weeks ago
- A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/☆24Oct 4, 2018Updated 7 years ago
- ☆18Oct 3, 2016Updated 9 years ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆81Updated this week
- ☆10Oct 6, 2015Updated 10 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 13 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- ☆11Sep 15, 2015Updated 10 years ago
- ☆13Mar 22, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 6 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- Example code for the startKIT developer board☆24Dec 11, 2014Updated 11 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆26Mar 21, 2018Updated 8 years ago
- Processing Works☆11Oct 13, 2018Updated 7 years ago
- Powershell script to switch between logged in battlenet accounts☆10Sep 8, 2018Updated 7 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A new version of a note-taking program for iOS and OS X that seriously respects your right to privacy.☆12Sep 10, 2021Updated 4 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Learning word embeddings with AdaGrad and Noise Contrastive Estimation, C++ 11.☆13Sep 22, 2014Updated 11 years ago
- ☆13Aug 10, 2014Updated 11 years ago
- Image classification using a Deep Belief Network with multiple layers of Restricted Boltzmann Machines☆27Oct 13, 2014Updated 11 years ago
- A batch (multiple concurrent sequence pairs) implementation of Dynamic Time Warping (DTW) in Theano☆10Sep 13, 2015Updated 10 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago