Alternatives and similar repositories for altera-de2-ann

Users that are interested in altera-de2-ann are comparing it to the libraries listed below

• agostini01 / FPGA_Neural-Network
  The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…
  ☆29Updated 8 years ago
• darrinwillis / neuralHardware
  ☆22Updated 8 years ago
• DigilentInc / vivado-library
  ☆37Updated 7 years ago
• dicecco1 / fpga_caffe
  ☆119Updated 7 years ago
• bu-icsg / dana
  Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
  ☆218Updated 5 years ago
• brianhill11 / FPGA-CNN
  This repo is for ECE44x (Fall2015-Spring2016)
  ☆20Updated 7 years ago
• jpiat / hard-cv
  A repository of IPs for hardware computer vision (FPGA)
  ☆97Updated 10 years ago
• shaneleonard / neural-hardware
  Verilog library for implementing neural networks.
  ☆26Updated 11 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆41Updated 9 years ago
• Piyush3dB / awesome-deep-computation
  A curated list of Deep Learning hardware, cycle/memory optimisation techniques
  ☆44Updated 9 years ago
• eliaskousk / parallella-riscv
  RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
  ☆104Updated 7 years ago
• FelixWinterstein / Vivado-KMeans
  Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs
  ☆48Updated 8 years ago
• ATaylorCEngFIET / MicroZed-Chronicles
  Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog
  ☆199Updated 7 years ago
• LEAP-FPGA / leap-documentation
  ☆24Updated 9 years ago
• Xilinx / SDSoC_Examples
  ☆83Updated 5 years ago
• cornell-zhang / facedetect-fpga
  ☆46Updated 5 years ago
• MinLiAmoy / rnn-fpga
  implementing a Recurrent Neural Network with binarized weight format on FPGA
  ☆22Updated 8 years ago
• pc2 / NetFPGA-10G-UPB-OpenFlow
  An OpenFlow implementation for the NetFPGA-10G card
  ☆19Updated 10 years ago
• jbush001 / PASC
  Parallel Array of Simple Cores. Multicore processor.
  ☆99Updated 6 years ago
• google / bottlerocket
  ☆110Updated 7 years ago
• intel / rapid-design-methods-for-developing-hardware-accelerators
  ☆88Updated 2 years ago
• silicontalks01 / OpenDLA
  A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.
  ☆15Updated 8 years ago
• lankas / SqueezeNet
  ☆39Updated 8 years ago
• PeterOgden / PYNQ_image
  Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…
  ☆20Updated 8 years ago
• tukl-msd / LSTM-PYNQ
  ☆28Updated 7 years ago
• cambridgehackers / connectal
  Connectal is a framework for software-driven hardware development.
  ☆176Updated 2 years ago
• Xilinx / PYNQ-DL
  Xilinx Deep Learning IP
  ☆94Updated 4 years ago
• nvdla / nvdla.github.io
  NVDLA Web Content
  ☆44Updated 3 months ago
• DreamIP / haddoc2
  Caffe to VHDL
  ☆68Updated 5 years ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆185Updated 11 months ago