ziyan / altera-de2-ann
Artificial Neural Network on Altera DE2
☆34Updated 9 years ago
Alternatives and similar repositories for altera-de2-ann:
Users that are interested in altera-de2-ann are comparing it to the libraries listed below
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆28Updated 8 years ago
- Verilog library for implementing neural networks.☆26Updated 10 years ago
- ☆22Updated 8 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 7 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆47Updated 8 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆190Updated 6 years ago
- ☆83Updated 4 years ago
- ☆85Updated 2 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Updated 7 years ago
- ☆39Updated 7 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆15Updated 7 years ago
- ☆119Updated 7 years ago
- Python tools for Vivado Projects☆73Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆210Updated 5 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆100Updated 6 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 7 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆100Updated 6 years ago
- ☆35Updated 7 years ago
- A repository of IPs for hardware computer vision (FPGA)☆95Updated 9 years ago
- Caffe to VHDL☆67Updated 4 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Updated 8 years ago
- A curated list of Deep Learning hardware, cycle/memory optimisation techniques☆40Updated 8 years ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Updated 7 years ago
- ☆105Updated 5 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆138Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆175Updated 3 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆209Updated 5 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆58Updated 2 years ago