A curated list of Deep Learning hardware, cycle/memory optimisation techniques
☆46Aug 9, 2016Updated 10 years ago
Alternatives and similar repositories for awesome-deep-computation
Users that are interested in awesome-deep-computation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A curated list of awesome hardware/chip design resources for deep learning☆60May 1, 2018Updated 8 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 9 years ago
- CNN accelerator☆30Jun 11, 2017Updated 9 years ago
- Network on Chip for MPSoC☆29Updated this week
- Github page for SSDFA☆11Jan 28, 2020Updated 6 years ago
- ☆12Jul 31, 2017Updated 9 years ago
- ChipTools is a utility to automate FPGA build and verification☆26Oct 22, 2021Updated 4 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 5 months ago
- A curated list of awesome hyperparameters for deep learning☆78Oct 6, 2017Updated 8 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆22Jul 28, 2016Updated 10 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆31Feb 6, 2023Updated 3 years ago
- An FPGA NES emulator designed by a high level synthesis (HLS)☆16Jun 11, 2017Updated 9 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- A Caffe implementation of http://arxiv.org/abs/1512.07928☆39Jun 25, 2016Updated 10 years ago
- Hidden monitoring and blocking Android apps☆10May 2, 2017Updated 9 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 7 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- A regularly updated comparison of CNN architectures in terms of accuracy, operations and model size☆45Jan 23, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- ☆10Jun 1, 2023Updated 3 years ago
- A simple and naive WPF appliation that launches SSH daemon inside WSL☆10Jun 5, 2019Updated 7 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆21Feb 12, 2018Updated 8 years ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- A formalization of the RVWMO (RISC-V) memory model☆37Jun 23, 2022Updated 4 years ago
- ☆20Jan 20, 2022Updated 4 years ago
- Export GPT2 full inference loop to the single ONNX graph.☆19May 4, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Repository with torchserve examples☆18Oct 6, 2021Updated 4 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆54Nov 21, 2016Updated 9 years ago
- Ristretto: Quantization and compression of large AI models. Author: Philipp Gysel.☆287Jan 24, 2026Updated 6 months ago
- Code for reproducing key results in the paper "Neural Shuffle-Exchange Networks - Sequence Processing in O(n log n) Time" by Kārlis Freiv…☆11Apr 10, 2020Updated 6 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 8 years ago
- Enigma in FPGA☆29May 18, 2019Updated 7 years ago