A curated list of Deep Learning hardware, cycle/memory optimisation techniques
☆45Aug 9, 2016Updated 9 years ago
Alternatives and similar repositories for awesome-deep-computation
Users that are interested in awesome-deep-computation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A curated list of awesome hardware/chip design resources for deep learning☆59May 1, 2018Updated 8 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated 2 months ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- A utility that removes fog and haze from images☆10Mar 24, 2015Updated 11 years ago
- PS4 stereo camera driver using the V4L2 API.☆17Feb 18, 2016Updated 10 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 9 years ago
- CNN accelerator☆29Jun 11, 2017Updated 9 years ago
- Github page for SSDFA☆11Jan 28, 2020Updated 6 years ago
- ☆12Jul 31, 2017Updated 8 years ago
- ☆22Jul 28, 2016Updated 9 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An FPGA NES emulator designed by a high level synthesis (HLS)☆16Jun 11, 2017Updated 9 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- A Caffe implementation of http://arxiv.org/abs/1512.07928☆39Jun 25, 2016Updated 10 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 7 years ago
- A regularly updated comparison of CNN architectures in terms of accuracy, operations and model size☆45Jan 23, 2019Updated 7 years ago
- A simple and naive WPF appliation that launches SSH daemon inside WSL☆11Jun 5, 2019Updated 7 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆21Feb 12, 2018Updated 8 years ago
- ☆10Jun 1, 2023Updated 3 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆315Nov 16, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- A formalization of the RVWMO (RISC-V) memory model☆37Jun 23, 2022Updated 4 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆54Nov 21, 2016Updated 9 years ago
- Data Flow Matrix Machines. Generalization of recurrent neural networks.☆15Dec 24, 2024Updated last year
- Ristretto: Quantization and compression of large AI models. Author: Philipp Gysel.☆287Jan 24, 2026Updated 5 months ago
- Code for reproducing key results in the paper "Neural Shuffle-Exchange Networks - Sequence Processing in O(n log n) Time" by Kārlis Freiv…☆11Apr 10, 2020Updated 6 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An extension to CIDER which provides a decompilation command☆28Nov 22, 2015Updated 10 years ago
- Residual networks with MatConvNet☆24Feb 6, 2016Updated 10 years ago
- ☆15Jul 28, 2016Updated 9 years ago
- A collection of Antigravity workflows for Product Managers. (产品经理专属的 Antigravity 工作流合集)☆27Dec 18, 2025Updated 6 months ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- Demitasse: SPMD Programing Implementation of Deep Neural Network Library for Mobile Devices(NeurIPS2016WS)☆23Feb 17, 2017Updated 9 years ago
- Cascaded Integrator Comb(CIC) filter implemented in C++☆21Apr 18, 2018Updated 8 years ago