basicmi / AI-Articles
AI articles of the week
☆64Updated 6 years ago
Alternatives and similar repositories for AI-Articles:
Users that are interested in AI-Articles are comparing it to the libraries listed below
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆138Updated 7 years ago
- ☆119Updated 7 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Documentation for NVDLA.☆243Updated 6 months ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆208Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year
- ☆83Updated 4 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆36Updated 2 weeks ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- Course Webpage for CS 217 Hardware Accelerators for Machine Learning, Stanford University☆96Updated last year
- Reference workloads for modern deep learning methods.☆73Updated 2 years ago
- ☆39Updated 7 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆61Updated 3 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- MAERI public release☆31Updated 3 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆219Updated 4 years ago
- ☆45Updated 4 years ago
- ☆80Updated 2 weeks ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆227Updated 2 weeks ago
- Getting Started with Xilinx ML Suite☆337Updated 4 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- NVDLA Web Content☆43Updated 6 months ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- HLS branch of Halide☆77Updated 6 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- SDAccel Examples☆356Updated 2 years ago