basicmi / AI-Articles
AI articles of the week
☆64Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for AI-Articles
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆138Updated 7 years ago
- ☆119Updated 6 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 5 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 2 years ago
- Course Webpage for CS 217 Hardware Accelerators for Machine Learning, Stanford University☆97Updated last year
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆206Updated 5 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆221Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- Documentation for NVDLA.☆237Updated 3 months ago
- Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.☆53Updated 7 years ago
- ☆82Updated 4 years ago
- ☆39Updated 7 years ago
- HLS branch of Halide☆77Updated 6 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆215Updated 4 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆88Updated 6 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆323Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆174Updated 7 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆170Updated 10 months ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆302Updated 4 years ago
- NVDLA Web Content☆42Updated 3 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆208Updated 4 years ago
- ☆86Updated 4 years ago
- ☆69Updated 4 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆221Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆121Updated 5 years ago
- Getting Started with Xilinx ML Suite☆335Updated 3 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆131Updated 4 years ago