ironstein0 / handwriting-recognition-using-neural-networks-on-FPGA-final-year-projectLinks
☆26Updated 8 years ago
Alternatives and similar repositories for handwriting-recognition-using-neural-networks-on-FPGA-final-year-project
Users that are interested in handwriting-recognition-using-neural-networks-on-FPGA-final-year-project are comparing it to the libraries listed below
Sorting:
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Verilog library for implementing neural networks.☆26Updated 11 years ago
- A convolutional neural network implemented in hardware (verilog)☆164Updated 8 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆102Updated last year
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- Implementation of CNN using Verilog☆228Updated 8 years ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆72Updated 11 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- PYNQ, Neural network Language model, Overlay☆111Updated 6 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆243Updated 6 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- ☆109Updated 6 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- round robin arbiter☆75Updated 11 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆56Updated 2 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Updated 4 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆280Updated 5 years ago