ironstein0 / handwriting-recognition-using-neural-networks-on-FPGA-final-year-project
☆25Updated 7 years ago
Alternatives and similar repositories for handwriting-recognition-using-neural-networks-on-FPGA-final-year-project:
Users that are interested in handwriting-recognition-using-neural-networks-on-FPGA-final-year-project are comparing it to the libraries listed below
- Verilog library for implementing neural networks.☆26Updated 10 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆94Updated last year
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆111Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆140Updated 7 years ago
- ☆19Updated 7 years ago
- ☆105Updated 5 years ago
- CNN on Artix-7 FPGA to perform pattern detection from a pool of objects☆12Updated 6 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- FPGA实现动态图像识别☆20Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- ☆19Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆176Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆107Updated 5 years ago
- round robin arbiter☆72Updated 10 years ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆66Updated 11 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 6 years ago
- ☆14Updated 9 years ago
- Xilinx Deep Learning IP☆91Updated 3 years ago
- ☆119Updated 7 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆28Updated 8 years ago
- ☆87Updated 5 years ago