ironstein0 / handwriting-recognition-using-neural-networks-on-FPGA-final-year-projectView external linksLinks
☆27Nov 2, 2017Updated 8 years ago
Alternatives and similar repositories for handwriting-recognition-using-neural-networks-on-FPGA-final-year-project
Users that are interested in handwriting-recognition-using-neural-networks-on-FPGA-final-year-project are comparing it to the libraries listed below
Sorting:
- Final year project☆19May 16, 2017Updated 8 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆10Mar 18, 2014Updated 11 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 11 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆14May 3, 2012Updated 13 years ago
- This repository includes some FPGA projects like VGA control, image processing. So far, fpga can drive a VGA monitor and display an image…☆14Jul 5, 2017Updated 8 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆18Oct 11, 2019Updated 6 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆24Mar 18, 2023Updated 2 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- Modulation and Arbitrary Waveform Generator☆19Feb 16, 2021Updated 5 years ago
- Hardware interface for USB controller on DE2 FPGA Platform☆27Dec 24, 2021Updated 4 years ago
- ☆12May 21, 2024Updated last year
- This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.☆48Feb 22, 2017Updated 8 years ago
- ☆22Dec 26, 2016Updated 9 years ago
- ☆26May 16, 2024Updated last year
- Implementation of Sobel Filter in Verilog☆25Mar 10, 2017Updated 8 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- A SCADA system that uses prime for intrusion tolerance. Using PVBrowser as an HMI☆10May 27, 2015Updated 10 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆36Nov 11, 2017Updated 8 years ago
- Audio controller (I2S, SPDIF, DAC)☆94Sep 1, 2019Updated 6 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆46Apr 22, 2024Updated last year
- tx.origin attack case code☆10Feb 18, 2022Updated 4 years ago
- ☆11May 10, 2022Updated 3 years ago
- Electrical and Computer Engineering Capstone☆10Jan 23, 2017Updated 9 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 13 years ago
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- ☆12May 29, 2020Updated 5 years ago
- A code generation tool that aims to quickly generate dart code from the windows api documentation emulating the DllImport notation in C#.☆10May 24, 2020Updated 5 years ago
- Classification of Radar Targets Using Micro-Doppler Signatures☆15Oct 12, 2022Updated 3 years ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- CQL: Compiled Query Language☆17Jan 8, 2026Updated last month
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- SATA sniffing☆15Jul 28, 2022Updated 3 years ago
- Repository for testing code for UAV_UGV co-operative perception and planning☆15Mar 16, 2018Updated 7 years ago
- Fully emulates D's scope guard statement feature via C++17's std::uncaught_exceptions() with no dynamic memory allocation and terse synta…☆19Mar 15, 2018Updated 7 years ago