ironstein0 / handwriting-recognition-using-neural-networks-on-FPGA-final-year-projectLinks
☆26Updated 7 years ago
Alternatives and similar repositories for handwriting-recognition-using-neural-networks-on-FPGA-final-year-project
Users that are interested in handwriting-recognition-using-neural-networks-on-FPGA-final-year-project are comparing it to the libraries listed below
Sorting:
- FPGA implementation of Cellular Neural Network (CNN)☆143Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆183Updated 8 years ago
- Verilog library for implementing neural networks.☆26Updated 11 years ago
- A convolutional neural network implemented in hardware (verilog)☆160Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆278Updated 5 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Implementation of CNN using Verilog☆224Updated 7 years ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆72Updated 11 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- round robin arbiter☆75Updated 11 years ago
- PYNQ, Neural network Language model, Overlay☆110Updated 6 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆145Updated 7 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- ☆44Updated 5 years ago
- ☆84Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆73Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- ☆66Updated 3 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆239Updated 6 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆311Updated 2 years ago
- ☆19Updated 8 years ago
- ☆108Updated 6 years ago