ironstein0 / handwriting-recognition-using-neural-networks-on-FPGA-final-year-project
☆25Updated 7 years ago
Alternatives and similar repositories for handwriting-recognition-using-neural-networks-on-FPGA-final-year-project:
Users that are interested in handwriting-recognition-using-neural-networks-on-FPGA-final-year-project are comparing it to the libraries listed below
- Verilog library for implementing neural networks.☆26Updated 10 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆177Updated 8 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆138Updated 6 years ago
- ☆19Updated 7 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated last year
- A convolutional neural network implemented in hardware (verilog)☆155Updated 7 years ago
- Final year project☆18Updated 7 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆107Updated 7 years ago
- ☆119Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆45Updated 7 years ago
- Implementation of CNN using Verilog☆200Updated 7 years ago
- ☆104Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆304Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆163Updated 10 months ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆52Updated 6 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆138Updated 7 years ago
- ☆14Updated 9 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆28Updated 7 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Updated 7 years ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆60Updated 10 years ago
- PYNQ, Neural network Language model, Overlay☆105Updated 5 years ago
- Image Processing on FPGA using VHDL☆41Updated 10 years ago
- Spark on Pynq☆45Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆100Updated 4 years ago