A ROHD-based framework for connectivity and assembly of hardware designs.
☆14Nov 7, 2026Updated last week
Alternatives and similar repositories for rohd-bridge
Users that are interested in rohd-bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ROHD Wave Viewer is a waveform viewer Flutter app, part of the ROHD ecosystem. It works in-browser, integrated as a Flutter widget, used …☆14Updated this week
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29May 20, 2026Updated 5 months ago
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆48Nov 7, 2026Updated last week
- A hardware component library developed with ROHD.☆117Updated this week
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A fullstack web framework for dart☆14Oct 12, 2026Updated last month
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- Native Smithay Compositor on Windows (WGL) - Research PoC☆16Jan 5, 2026Updated 10 months ago
- Create lightweight custom Dart Events, that allow interested subscribers to be notified that something has happened. Provides a notific…☆21Sep 10, 2024Updated 2 years ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆496Updated this week
- Digital logic benchmark suite☆96Nov 3, 2026Updated last week
- ☆20Nov 6, 2026Updated last week
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- A lightweight, fast, and developer-friendly web framework for Dart.☆16Nov 2, 2026Updated last week
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Updated this week
- Additional resources for simulation and testing of OpenROM that are not included in the OpenRAM repo.☆12May 14, 2025Updated last year
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- ☆42Oct 16, 2026Updated 3 weeks ago
- Course notes from my EE degree and other occasional writeups☆13Apr 19, 2017Updated 9 years ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- New Cache implementation using Gem5☆12Apr 2, 2014Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆11Jul 9, 2025Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- Open-source CFET standard-cell PDK with backside power delivery and CFlex track-mixing libraries for RTL-to-GDS DTCO.☆16Oct 21, 2026Updated 3 weeks ago
- ☆14Updated this week
- A tactile glove that let's you touch a virtual object and interact with it.☆13Dec 1, 2016Updated 9 years ago
- A lightweight screenplay theme for Typora, intended for creating treatments than serious screenplays.☆16Dec 16, 2025Updated 10 months ago
- VHDL code generator for AXI4-lite register files☆13May 22, 2024Updated 2 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- Custom Standard Cell Library for GF180MCU process node on open PDK.☆14Updated this week
- A SystemVerilog toolchain / suite, encompassing a number of open source tools for working with SystemVerilog and UVM☆14Jul 28, 2026Updated 3 months ago
- ☆11Dec 3, 2025Updated 11 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Oct 18, 2026Updated 3 weeks ago
- PLL Simulator in SystemC-AMS☆11Oct 25, 2026Updated 2 weeks ago
Are these results useful?