NVlabs / mixedproxyLinks
☆11Updated 2 years ago
Alternatives and similar repositories for mixedproxy
Users that are interested in mixedproxy are comparing it to the libraries listed below
Sorting:
- ☆68Updated 6 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated last year
- ☆40Updated 3 years ago
- ☆15Updated 5 years ago
- ☆31Updated 3 years ago
- ☆31Updated 2 weeks ago
- ☆54Updated 6 years ago
- PTX-EMU is a simple emulator for CUDA program.☆38Updated 9 months ago
- CUDAAdvisor: a GPU profiling tool☆51Updated 7 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago
- ☆38Updated 7 months ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆17Updated 2 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- ngAP's artifact for ASPLOS'24☆25Updated 6 months ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 6 years ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 6 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- Memory System Microbenchmarks☆65Updated 2 years ago
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆16Updated 2 years ago
- ☆21Updated 5 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆80Updated 2 weeks ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- ☆81Updated 5 years ago
- ☆65Updated last year
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆60Updated 3 months ago
- This serves as a repository for reproducibility of the SC21 paper "In-Depth Analyses of Unified Virtual Memory System for GPU Accelerated…☆39Updated 2 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆18Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year