YJ-Guan / Xilinx-NEXYS4_DDR-Drives-OV5640
The aiming of this project is to realize the image capture using OV5640 camera and FPGA which transmits the image signal using VGA (Video Graphic Array) standard on an LCD screen.
☆19Updated 5 years ago
Alternatives and similar repositories for Xilinx-NEXYS4_DDR-Drives-OV5640:
Users that are interested in Xilinx-NEXYS4_DDR-Drives-OV5640 are comparing it to the libraries listed below
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- FPGA实现简单的图像处理算法☆42Updated 2 years ago
- 2022年全国大学生嵌入式芯片与系统 设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆32Updated 2 years ago
- 该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品☆19Updated 3 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆45Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆137Updated 5 years ago
- 利用ov5640摄像头采集图像,利用4.3寸RGB屏显示捕获到的数字,并将识别到的数字显示在数码管上。☆14Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆37Updated 3 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆56Updated last month
- fpga跑sobel识别算法☆32Updated 4 years ago
- 2023集创赛紫光同创杯一等奖项目☆109Updated last year
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆64Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆101Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆169Updated 5 months ago
- FPGA图像处理-- 车牌定位,包括二值化,腐蚀,膨胀,sobel边缘检测,水平投影和垂直投影等☆40Updated 2 years ago
- 基于FPGA进行车牌识别☆74Updated last year
- FFT implement by verilog_测试验证已通过☆55Updated 8 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆34Updated 10 months ago
- ☆37Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆199Updated last year
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆78Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆62Updated 8 months ago
- Integration of SIFT and LES Algorithms☆12Updated 11 months ago
- Convolutional Neural Network RTL-level Design☆51Updated 3 years ago
- njtech digital design. a fpga digital alarm system with Nexys A7 100T☆44Updated 5 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆18Updated 5 months ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆37Updated last year