YJ-Guan / Xilinx-NEXYS4_DDR-Drives-OV5640Links
The aiming of this project is to realize the image capture using OV5640 camera and FPGA which transmits the image signal using VGA (Video Graphic Array) standard on an LCD screen.
☆20Updated 5 years ago
Alternatives and similar repositories for Xilinx-NEXYS4_DDR-Drives-OV5640
Users that are interested in Xilinx-NEXYS4_DDR-Drives-OV5640 are comparing it to the libraries listed below
Sorting:
- 利用ov5640摄像头采集图像,利用4.3寸RGB屏显示捕获到的数字,并将识别到的数字显示在数码管上。☆15Updated 5 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆49Updated last year
- FPGA实现简单的图像处理算法☆48Updated 2 years ago
- 2022年全国大学生嵌入式芯片 与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆34Updated 2 years ago
- fpga跑sobel识别算法☆38Updated 4 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆70Updated 4 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆40Updated last year
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 7 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- Integration of SIFT and LES Algorithms☆12Updated last year
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- 基于FPGA进行车牌识别☆79Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆68Updated 4 months ago
- 2023集创赛紫光同创杯一等奖项目☆120Updated last year
- 基于FPGA的三速以太网UDP协议栈设计☆29Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆238Updated last year
- FPGA☆127Updated 5 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆41Updated last year
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆25Updated 3 years ago
- 该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品☆23Updated 6 months ago
- ☆36Updated 10 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆26Updated last month
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago