YJ-Guan / Xilinx-NEXYS4_DDR-Drives-OV5640Links
The aiming of this project is to realize the image capture using OV5640 camera and FPGA which transmits the image signal using VGA (Video Graphic Array) standard on an LCD screen.
☆24Updated 5 years ago
Alternatives and similar repositories for Xilinx-NEXYS4_DDR-Drives-OV5640
Users that are interested in Xilinx-NEXYS4_DDR-Drives-OV5640 are comparing it to the libraries listed below
Sorting:
- 利用ov5640摄像头采集图像,利用4.3寸RGB屏显示捕获到的数字,并将识别到的数字显示在数码管上。☆16Updated 5 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆81Updated 4 years ago
- fpga跑sobel识别算法☆44Updated 4 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆37Updated 3 years ago
- FPGA实现简单的图像处理算法☆66Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆62Updated 2 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆146Updated 6 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆211Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆60Updated 9 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- Cortex M0 based SoC☆76Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆50Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆97Updated 8 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆46Updated last year
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆84Updated 10 months ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 7 years ago
- fpga读取摄像头数据上传到上位机,720P@60Hz☆19Updated 4 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆17Updated 5 years ago
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头,使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后,在使用FAST计算图像特征点的同时,构建滑动窗口计算图像各个像素点的BRIEF描述符,完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配,最后…☆19Updated 9 months ago
- 2023集创赛紫光同创杯一等奖项目☆143Updated 2 years ago
- ISP☆13Updated 2 years ago
- Integration of SIFT and LES Algorithms☆14Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 5 years ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆27Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆63Updated 3 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Updated 4 years ago
- 基于FPGA进行车牌识别☆86Updated 2 years ago