chumingqian / Deploy_Yolov4_On_Ultra96_v2
Model deployment, Yolov4, xilinx, Ultra96_v2.
☆15Updated 3 years ago
Alternatives and similar repositories for Deploy_Yolov4_On_Ultra96_v2:
Users that are interested in Deploy_Yolov4_On_Ultra96_v2 are comparing it to the libraries listed below
- Yolov4-tiny and Yolo-Fastest (Tensorflow2) is used to detect vehicles on Ultra96-v2 board, and we support model pruning.☆31Updated 4 years ago
- ☆28Updated 3 years ago
- ☆20Updated 2 years ago
- ☆35Updated 5 years ago
- ☆21Updated 2 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- Low-Precision YOLO on PYNQ with FINN☆30Updated last year
- This is an implementation of YOLO using LSQ network quantization method.☆22Updated 2 years ago
- ☆29Updated 3 years ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago
- Low Precision(quantized) Yolov5☆33Updated last year
- ☆26Updated 2 years ago
- DeiT implementation for Q-ViT☆24Updated 2 years ago
- ☆17Updated 2 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆19Updated 3 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆16Updated 2 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆38Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- TQT's pytorch implementation.☆21Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 3 years ago
- Quantize,Pytorch,Vgg16,MobileNet☆42Updated 4 years ago
- ☆51Updated last year
- ☆23Updated 3 years ago
- [TMLR] Official PyTorch implementation of paper "Quantization Variation: A New Perspective on Training Transformers with Low-Bit Precisio…☆41Updated 4 months ago