xddxdd / zjui-ece385-finalLinks
ECE385 Final Project - Raiden Shooter Game - at ZJU-UIUC Institute; w/ 16-bit VGA, Sound and Ethernet
☆13Updated 5 years ago
Alternatives and similar repositories for zjui-ece385-final
Users that are interested in zjui-ece385-final are comparing it to the libraries listed below
Sorting:
- ☆19Updated 3 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆46Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆25Updated 3 years ago
- ☆72Updated 2 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- FFT generator using Chisel☆63Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆172Updated 6 years ago
- ☆229Updated 4 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆140Updated 11 months ago
- HYF's high quality verilog codes☆16Updated last year
- ☆35Updated 3 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆219Updated 6 years ago
- IEEE 754 floating point unit in Verilog☆149Updated 9 years ago
- An AXI4 crossbar implementation in SystemVerilog☆208Updated 5 months ago
- ☆58Updated 6 years ago
- ☆75Updated 5 years ago
- AMD University Program HLS tutorial☆123Updated last year
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆121Updated 13 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆74Updated 3 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆383Updated 2 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Updated 3 years ago
- ☆64Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆197Updated 8 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆293Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆156Updated 9 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆151Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆133Updated 6 months ago